

Chiplet Summit 2026 — Consolidated Suggestions and Beyond-the-Box Directions

ChatGPT, fact checked by Paul Borrill, et. al.

Draft 0.1 September 7, 2025

Introduction

This document consolidates all suggestions for the Chiplet Summit 2026 from CAB members, email exchanges, and transcripts. It also identifies opportunities to move *beyond the box* of current thinking, blending practical problem-solving for practitioners with speculative, exciting themes.

Frank Schirrmeister (Org3 Transcript, Sept 4, 2025)

- **Three Wishes:**

1. System-level optimization across workloads → chips → microarchitectures.
2. Chiplet ecosystem growth: Can we extend beyond big players and radical cases?
3. Plug-and-play reuse: Verification and validation bottlenecks.

- **Super Panel focus only:**

- Adoption progress: “Where are chiplets now in the curve?”
- Open chiplet economy: Standards, exchanges, marketplace.
- What comes after chiplets? Can chiplets reach the long tail or stay limited to a few?

- **Boundaries:** Avoid reversible computing, register-to-register protocols, or deep RTL details in plenary.

Joshua Rubin (Emails Aug–Sept 2025)

- **AI chiplets:** Inference partitioning, strategies for latency vs throughput vs edge vs datacenter.
- **Debates:** Monolithic AI hardware (NVIDIA, Intel/Habana) vs chiplet agility.
- **Fallback plan:** Panel on AI inference chiplets alone.
- **Constraints:** Swamped with new project, willing to help with abstracts/titles, wants quick resolution.



Volunteers	Email
Frank Schirrmeister	frank@schirrmeister.com
Joshua Rubin	jmrubin@us.ibm.com
Nick Ilyadis	nick@ilyadis.com #
Brian Reh	brian.h.rea@intel.com
Jim Finnegan	jim.finnegan@netronome.com
Paul Borrill	paul@daedaelus.com

Organizers	Email
Lance Leventhal	lanclev@pacbell.net
Elizabeth Leventhal	elizabeth@chipletsummit.com
Chuck Sobey	chuck@daedaelus.com

Nick Ilyadis

- **Interfaces:** Concerned about fractured ecosystem (e.g., Marvell 64 Gbps 2nm D2D interface).
- **Focus:** Wants debates framed in chiplet terms: “Chiplet Ethernet,” “Chiplet Architecture” etc.
- **Balance:** Software importance must not be overlooked.

Jim Finnegan

- **Contacts:** Has NVidia VP Eng contact working to bring NVLink Fusion representation.
- **Session seed:** Debate NVidia proprietary NVLink vs open alternatives.

Brian Rea (Intel)

- **Interfaces track:** Laser-focused on practical chiplet-to-chiplet links, real-world engineering guidance.
- **Content:** Best practices, standards, implementation, verification, production.
- **Boundaries:** Broader AI/architecture topics belong elsewhere (“Frontiers of Chiplets”).

Bill Wong (with Lance, Aug 29, 2025)

- Candidate Super Panel issues:
 1. What will make mix-and-match chiplets happen?
 2. How can we achieve 1000-chiplet designs?
 3. Designing the ideal I/O chiplet.

Lance Leventhal (Conference Owner)

- **Super Panel Topics (2026 Proposed):**
 1. Making chiplet designs foundry-ready.
 2. Ensuring successful chiplet integration.
 3. Making the best choices among high-end packages.
 4. What will make mix-and-match chiplets happen?

5. Best ways to reduce chiplet design costs.
 6. Best ways to use AI in chiplet design.
 7. Designing the ideal I/O chiplet.
 8. How can we achieve 1000-chiplet designs?
 9. Reducing chiplet power demands.
- **Tone:** “Be special, not complacent.” Wants excitement and practical usefulness.
 - **Objections:**
 - Opposes NVIDIA vs chiplets “showdown” (dated, Nvidia would not attend).
 - Critical of heuristic speculation (“Precision Guesswork”).
 - Audience should be newcomers, not veterans.
 - **Support:** Open to Paul curating 4+ hours of content if it balances practical problem-solving with excitement.

Beyond-the-Box Directions

- **Reversible + Reliable Interconnects:** While too niche for plenary, could be explored in tutorials/posters.
- **System re-imagination:** Using chiplets as a forcing function to rethink optimization loops (workload→chip).
- **Open Marketplace Models:** Analogous to app stores or IP marketplaces; provocative but linked to plug-and-play limits.
- **Poster session:** Academia, startups, youth involvement to add freshness.
- **Speculative horizon:** “After chiplets” — quantum, photonic, or reversible computing as long-range panel sparks.

Consolidated Seeds (6 → 3)

1. **Super Panel:** Chiplets now → next. Adoption curve, open economy, and post-chiplet future.
2. **System-level Optimization & Plug-and-Play Reality:** Who owns the stack, and what reuse/validation really means.
3. **Fragmentation vs Convergence:** Standards battles (UCIe, BoW, NVLink, proprietary) and pragmatic paths forward.

4. **AI Accelerator Chiplets (sub-panel):** Partitioning lessons, but keep pragmatic, not speculative.
5. **Poster Session:** Optional add-on for excitement, youth, and pie-in-the-sky exploration.

Conclusion

The consolidated view reflects a tension between practicality (Lance, Brian) and speculation (Paul, Josh, Frank). To excel, the summit should:

- Solve immediate practitioner problems (integration, validation, standards).
- Include bold, forward-looking elements (poster session, “after chiplets”).
- Package debates and super panel content to balance breadth with excitement.