FreyaLab: A Type-Safe C++17 Mixed-Signal SPICE and Multi-Gate BSIM-CMG Simulation Engine with Interactive OpenGL CAD

DS Glanzsche

***Abstract*—Modern mixed-signal integrated circuit (IC) design and Design-Technology Co-Optimization (DTCO) require rapid, memory-efficient simulation engines capable of evaluating 3D multi-gate transistors (FinFET, RibbonFET, and Gate-All-Around FETs) alongside behavioral digital logic and passive networks. This paper presents the technical architecture, source-level implementation, strategic SWOT evaluation, and cross-platform benchmark analysis of FreyaLab, a lightweight C++17 Modified Nodal Analysis (MNA) circuit simulator and interactive OpenGL 3.3 / Dear ImGui CAD environment. FreyaLab enforces compile-time topological index safety by separating 1-based circuit nodes (`NetNode`) from 0-based linear solver indices (`MnaIndex`), eliminates inner-loop heap allocations via static Compressed Sparse Row (CSR) pattern reuse, and integrates an L-stable two-stage TR-BDF2 transient solver ($\gamma = 2 - \sqrt{2}$) with dynamic OpenVAF OSDI v0.4 BSIM-CMG 112.1.0 device loading. Across small-to-medium circuits ($N + M \leq 200$), FreyaLab achieves 1.8 ms–48.5 ms wall-clock execution with a 3.4 MB–6.8 MB resident memory footprint, outperforming `ngspice-43` and commercial tools in startup latency and memory efficiency while transparently documenting its single-threaded left-looking LU crossover at $N + M \approx 350$.**

***Index Terms*—Modified Nodal Analysis (MNA), SPICE, TR-BDF2, BSIM-CMG, OSDI, FinFET, Sparse LU Factorization, Type-Safe Indexing, Mixed-Signal Simulation.**

I. System Architecture and Mathematical Formulation

FreyaLab is engineered as a modular, zero-IPC C++17 mixed-signal simulation and schematic capture suite. Rather than coupling netlist syntax parsing directly to sparse matrix assembly, the architecture enforces five strict abstraction layers (Fig. 1).

A. Five-Layer Decoupled Software Architecture

1) **Layer 1 – Hierarchical Netlist Compiler (`FileParser`):** Executes a three-pass ingestion pipeline: Pass 1 extracts `.SUBCKT` macro blueprints; Pass 2 recursively flattens hierarchical `X`-card instances into scoped primitive tokens; Pass 3 assigns unique 1-based `NetNode` identifiers and parses engineering unit suffixes and inline `key=value` BSIM-CMG parameters.
2) **Layer 2 – Type-Safe Topological Registry (`Netlist`):** Translates 1-based `NetNode` handles into 0-based `MnaIndex` matrix coordinates via `MnaIndex::fromNetNode()`, mapping Ground (`NetNode{0}`) to an invalid sentinel (`MnaIndex{-1}`). Allocates auxiliary branch/internal rows and builds the static CSR sparsity graph prior to numerical iteration.
3) **Layer 3 – Compact Device Physics & OSDI Bridge (`CircuitComponents`, `BSIM`, `osdi.h`):** Evaluates analytical device equations and Jacobian stencils for resistors, capacitors, inductors, Shockley diodes, Shichman–Hodges MOSFETs, VBIC bipolar transistors, smooth $\tanh$ behavioral logic gates, and UC Berkeley BSIM-CMG 112.1.0 multi-gate FETs via OpenVAF OSDI with a built-in Phase-1 analytical fallback.
4) **Layer 4 – Sparse Numerical Solvers (`math`, `DCCircuit`, `ACCircuit`, `PulseCircuit`):** Performs real and complex CSR matrix accumulation, left-looking LU factorization with partial pivoting, damped Newton–Raphson iteration with SPICE `pnjlim` junction limiting, complex small-signal AC phasor sweeps, and adaptive L-stable TR-BDF2 transient integration.
5) **Layer 5 – Interactive OpenGL/ImGui CAD (`VisualizationPointer`, `main.cpp`):** Renders a 2D snap-to-grid schematic canvas in OpenGL 3.3 alongside live netlist text compilation and ImPlot interactive waveform and Bode diagnostics.

B. Modified Nodal Analysis and TR-BDF2 Formulation

For a network containing N non-ground nodes and M extra branch or internal variables (independent voltage sources, inductors, behavioral gate output drivers, and internal BSIM-CMG nodes), FreyaLab formulates the nonlinear differential-algebraic equation (DAE) system:

$$\mathbf{F}(\mathbf{x}(t)) + \frac{d\mathbf{Q}(\mathbf{x}(t))}{dt} = \mathbf{b}(t), \qquad \mathbf{x} = \begin{bmatrix} \mathbf{v} \\ \mathbf{i}_{\text{br}} \end{bmatrix} \in \mathbb{R}^{N+M} \tag{1}$$

At Newton–Raphson iteration k, first-order Taylor expansion around $\mathbf{x}^{(k)}$ yields the companion linear system stamped into `CsrMatrix G` and `std::vector<double> B`:

$$\underbrace{\left(\frac{\partial \mathbf{F}}{\partial \mathbf{x}}\Big|_{\mathbf{x}^{(k)}} + \alpha \frac{\partial \mathbf{Q}}{\partial \mathbf{x}}\Big|_{\mathbf{x}^{(k)}} \right)}_{\mathbf{G}_{\text{MNA}}} \mathbf{x}^{(k+1)} = \mathbf{G}_{\text{MNA}} \mathbf{x}^{(k)} - \mathbf{F}(\mathbf{x}^{(k)}) - \mathbf{I}_{\text{hist}} + \mathbf{b}(t) \tag{2}$$

For time-domain integration, `Netlist` and `PulseCircuit` implement the composite L-stable TR-




Fig. 1. Five-layer decoupled software architecture of the FreyaLab simulation engine.

BDF2 scheme [3] partitioned at $\gamma = 2 - \sqrt{2} \approx 0.585786$:

$$\text{Stage 1 (TR):} \quad \mathbf{x}_{n+\gamma} - \mathbf{x}_n = \frac{\gamma \Delta t}{2} \left(\dot{\mathbf{x}}_{n+\gamma} + \dot{\mathbf{x}}_n \right) \tag{3}$$

$$\text{Stage 2 (BDF2):} \quad c_1 \mathbf{x}_{n+1} - c_2 \mathbf{x}_{n+\gamma} + (c_2 - c_1) \mathbf{x}_n = \Delta t \, \dot{\mathbf{x}}_{n+1} \tag{4}$$

where $c_1 = \frac{2-\gamma}{1-\gamma}$ and $c_2 = \frac{1}{\gamma(1-\gamma)}$. Step acceptance is governed by Milne's third-order Local Truncation Error (LTE) estimator:

$$\text{LTE} = \frac{1}{3(2-\gamma)} \left\| \mathbf{x}_{n+1} - \frac{1}{\gamma} \mathbf{x}_{n+\gamma} + \frac{1-\gamma}{\gamma} \mathbf{x}_n \right\|_{\text{tol}} \leq 1.0 \tag{5}$$

II. File-by-File Source Code Reference

A. Core Device Primitives & Type-Safe Index Wrappers

- **`CircuitComponents.h`:** Defines strong value types `NetNode` (1-based netlist node, `0` = Ground) and `MnaIndex` (0-based matrix row/column, `-1` = invalid/Ground), along with bounds-checked inline helpers `getSafeVoltage()`, `addSafeRhs()`, `setSafeRhs()`, and `getSafeExtraValue()`. Declares `MnaMatrixContext`, `SimulationContext`, the abstract `Component` base class, and concrete device classes (`Resistor`, `Diode`, `Capacitor`, `Inductor`, `Mosfet`, `VbicBjtAdvanced`, `VoltageSource`, and `BehaviorLogicGateComponent`).
- **`CircuitComponents.cpp`:** Implements DC/transient stamping (`stamp`), small-signal complex phasor stamping (`stampAC`), CSR sparsity pattern generation (`getSparsityPattern`), TR-BDF2 companion history updates (`updateHistory`), rollback checkpoints (`saveCheckpoint`/`restoreCheckpoint`), and post-solve branch telemetry (`calculateVoltageDrop`, `calculateCurrent`). Notable physical implementations include:
  - *Shockley Diode & VBIC BJT:* Exponential PN junctions stabilized via `CircuitMath::pnjlim`, $G_{\min} = 10^{-12}$ S parallel shunts, high-injection Gummel knee base-charge modulation q_b, and depletion/diffusion junction capacitances in AC sweeps.
  - *Shichman–Hodges MOSFET:* Symmetric drain–source terminal swapping for bidirectional conduction, unified NMOS/PMOS polarity normalization, triode/saturation channel equations, and overlap capacitances (C_{gs0}, C_{gd0}).
  - *Behavioral Logic Gate:* C^∞-continuous tanh transfer functions supporting `NOT`, `AND`, `OR`, `NAND`, `NOR`, `XOR`, and `XNOR` gates with analytical cross-coupling transconductance derivatives and finite output resistance R_{out}.

B. Multi-Gate Nano-Transistors & OpenVAF OSDI Interface

- **`osdi.h`:** C-ABI interface header defining the OpenVAF / OSDI v0.4 descriptor layout (`OsdiDescriptor`, `OsdiJacobianEntry`, `OsdiSimInfo`, `OsdiInitInfo`) for loading compiled Verilog-A shared libraries (`.osdi`).
- **`BSIM.h`:** Declares `MultiGateGeometry` (`FINFET_TRIGATE` vs. `GAA_NANOSHEET`), `BsimCmgParameters`, singleton dynamic library loader `BsimCmgOsdiLoader`, and `BsimCmgFet`.
- **`BSIM.cpp`:** Dynamically loads `bsimcmg.osdi` via `dlopen` or `LoadLibraryA`, forwards geometry and electrical parameters (`L`, `TFIN`, `HFIN`, `WSHEET`, `NFIN`, `EOT`, `VTH0`), maps internal OSDI nodes to `MnaIndex` rows via `resolveMnaRowIndex()`, and falls back to a built-in Phase-1 analytical multi-gate model featuring DIBL (η_0), softplus subthreshold swing, velocity saturation (v_{sat}), and channel-length modulation (`PCLM`).

C. Topology Orchestration & Hierarchical Netlist Parser

- **`Netlist.h` & `Netlist.cpp`:** Central circuit container managing component ownership, `NetNode` label maps (`nodeNameMap`), auxiliary MNA row allocation (`analyzeTopology`), static CSR pattern assembly (`buildSparsityPattern`), damped Newton–Raphson iteration (`runNewtonRaphson`), TR-BDF2 LTE estimation (`estimateLocalTruncationError`), and transient execution (`simulate`).
- **`FileParser.h` & `FileParser.cpp`:** Three-pass SPICE netlist parser supporting `.SUBCKT`/`.ENDS` macros, recursive `X`-card expansion, engineering unit suffixes (`f`, `p`, `n`, `u`/μ, `m`, `k`, `meg`, `g`, `t`), inline `key=value` BSIM-CMG parameter extraction, and unified `M`-card dispatch.

D. Sparse Linear Algebra & Domain Analysis Drivers

- **`math.h` & `math.cpp`:** Defines real (`CsrMatrix`) and complex (`CsrMatrixComplex`) CSR matrices, binary-search entry accumulation (`addValue`), left-looking sparse LU factorization with partial pivoting (`luFactorize`, `luFactorizeComplex`), triangular substitution (`luSolve`, `luSolveComplex`), and SPICE PN-junction voltage limiting (`pnjlim`).
- **`DCCircuit.h` & `DCCircuit.cpp`:** Runs DC operating point analysis (`runOperatingPointAnalysis`), prints formatted branch power and multi-terminal device telemetry tables, and executes continuous-guess parametric sweeps (`runDcSweepAnalysis`) exporting `dc_sweep_voltage.csv`, `dc_sweep_current.csv`, and `dc_sweep_power.csv`.
- **`ACCircuit.h` & `ACCircuit.cpp`:** Linearizes nonlinear devices at their converged DC bias, sweeps logarithmic frequency grids ($\omega = 2\pi f$), solves complex admittance systems $\mathbf{A}_c(\omega)\mathbf{X}_c = \mathbf{B}_c$, and writes magnitude (dB) and phase (degrees) to `bode_plot_data.csv`.
- **`PulseCircuit.h` & `PulseCircuit.cpp`:** Classifies topological *Cause* nodes (independent sources, gate outputs) and *Effect* nodes (reactive storage nodes, FET drains, BJT collectors), generates differential monitor pairs, and logs adaptive TR-BDF2 switching waveforms to `pulse_transient_comprehensive_data.csv`.

E. Interactive GUI & Benchmark Entry Points

- **`VisualizationPointer.h` & `VisualizationPointer.cpp`:** Implements `FreyaLabVisualizer`, integrating an OpenGL 3.3 2D schematic renderer (snap-to-grid component blocks, color-coded device primitives, pin indicators) with Dear ImGui live netlist editing and ImPlot waveform/Bode crosshairs.
- **`main.cpp`:** Provides both the batch CLI driver (`-dc-op`, `-dc-sweep`, `-ac-trans`, `-ac-sweep`, `-pulse-trans`) and the automated 14 nm FinFET ($N_{\text{fin}} = 1$ vs. $N_{\text{fin}} = 4$) speed-vs.-power benchmark harness.

III. SWOT Analysis

Table I summarizes the internal engineering strengths and current limitations of FreyaLab alongside external ecosystem opportunities and threats.

IV. Cross-Platform Runtime and Memory Benchmarks

A. Experimental Setup and Benchmark Circuits

All experiments were conducted on identical hardware (**x86_64 Linux/Windows 11, 8-Core CPU @ 3.6 GHz, 16 GB RAM, GCC 13.2 `-O3`**) comparing **FreyaLab** against **Legacy SPICE (`SPICE3f5`)**, **Modern Open-Source (`ngspice-43` with KLU)**, and **Industry EDA (`Xyce` / commercial SPICE)** across four circuit scales:

1) **Small Mixed-Signal ($N+M = 10$):** VBIC BJT + Diode clamp + LC filter + MOSFET (DC OP + 100-point AC sweep).
2) **14 nm FinFET Inverter Pair ($N + M = 14$):** Dual CMOS FinFET stages ($N_{\text{fin}} = 1$ and $N_{\text{fin}} = 4$) driving 5 fF loads (DC OP + 60 ps TR-BDF2 switching transient, 240 steps).
3) **16-Stage FinFET Ring Oscillator ($N + M = 196$):** 32 BSIM-CMG transistors with load parasitics (500-step transient).
4) **Medium VLSI Datapath Mesh ($N + M = 1{,}540$):** 256 CMOS logic gates + distributed RC interconnect (500-step transient).




Fig. 2. Log-log wall-clock runtime scaling across MNA matrix dimensions ($N + M$). FreyaLab leads below $N + M \approx 350$, beyond which KLU fill-in ordering dominates.

B. Objective Performance Scaling Analysis

As shown in Table II and Fig. 2, FreyaLab achieves 2×–10× faster wall-clock execution and 4×–20× lower resident memory usage than `ngspice-43` and commercial tools on compact and medium circuits ($N + M \leq 200$). This advantage stems from < 1 ms cold-start initialization, contiguous CSR storage, and zero dynamic allocations during Newton–Raphson iterations. Above the KLU crossover point ($N + M \approx 350$), `ngspice-43` and parallel industry solvers scale more favorably because FreyaLab's current left-looking LU does not yet apply Minimum Degree fill-in reduction or multi-threaded factorization.

V. Additional Benchmark Proofs and Verification

A. Proof 1: 14,nm FinFET Speed-vs.-Power Telemetry (`main.cpp`)

Evaluating the 14,nm CMOS FinFET inverter benchmark ($V_{\text{DD}} = 0.8$ V, $L = 14$ nm, $T_{\text{fin}} = 7$ nm, $H_{\text{fin}} = 30$ nm, $C_{\text{load}} = 5$ fF) confirms linear drive-current scaling with fin count $W_{\text{eff}} = N_{\text{fin}}(2H_{\text{fin}} + T_{\text{fin}})$ and close agreement with reference `ngspice-43` BSIM-CMG 112.1.0 simulations (Table III).

TABLE I
TECHNICAL AND STRATEGIC SWOT MATRIX FOR THE FREYALAB SIMULATION ENGINE

STRENGTHS (Internal Advantages)	WEAKNESSES (Internal Limitations)
• **Compile-Time Index Safety:** Strong `NetNode` vs. `MnaIndex` typing prevents 1-based/0-based off-by-one matrix corruption and segfaults. • **Zero-Allocation Inner Loop:** Pre-allocated CSR symbolic workspaces (`L`, `U`, `P`) eliminate heap allocation inside Newton–Raphson turns. • **L-Stable TR-BDF2 Integration:** Suppresses numerical ringing on stiff FinFET and digital switching edges while preserving 2nd-order accuracy. • **Hybrid OSDI + Analytical Fallback:** Executes standard BSIM-CMG 112.1.0 `.osdi` binaries dynamically and falls back seamlessly to built-in 3D FinFET/GAA equations. • **Unified CAD + Solver Binary:** Combines schematic capture, netlist parsing, and ImPlot visualization in one executable with zero IPC latency.	• **Single-Threaded Left-Looking LU:** Lack of Minimum Degree (AMD/COLAMD) fill-in ordering and OpenMP/GPU parallelism limits scaling above $\sim 5{,}000$ nodes. • **Simplified Phase-1 Fallback Models:** Built-in Level-1 MOSFET and Phase-1 FinFET fallbacks omit quantum confinement, self-heating thermal networks, and noise sources when `.osdi` is absent. • **Partial SPICE Syntax Coverage:** Currently lacks `.PARAM` algebraic expression evaluators, behavioral `B`-sources, coupled inductors (`K`), and transmission lines (`T`). • **Fixed ± 0.5 V Newton Damping:** Uniform voltage step clamping can increase iteration counts on high-voltage (> 100 V) power circuits.
OPPORTUNITIES (External Growth)	**THREATS (External Risks)**
• **OpenVAF / Verilog-A Ecosystem:** Direct compatibility with BSIM-BULK, BSIM-SOI, PSP, and Mextram models via the existing OSDI v0.4 ABI. • **KLU / SuiteSparse Integration:** Integrating Block Triangular Form (BTF) and Gilbert–Peierls KLU factorization can yield $10\times$–$50\times$ speedups on large VLSI graphs. • **Rapid DTCO & Educational Labs:** Ideal lightweight C++17 platform for FinFET/RibbonFET sizing sweeps ($N_{\text{fin}}, L_g, T_{\text{fin}}$) and university EDA courses. • **Python / PyBind11 Bindings:** Exposing `Netlist` and solvers to Python enables ML-assisted circuit optimization and automated corner characterization.	• **Incumbent Open-Source Maturity:** `ngspice` and `Xyce` offer decades of PDK validation, KLU solvers, and MPI distributed parallelism. • **Commercial Foundry PDK Lock-In:** Tier-1 foundries distribute encrypted HSPICE/Spectre models inaccessible to open-ABI simulators. • **OSDI Specification Evolution:** Future OpenVAF ABI updates (v0.4+) require ongoing maintenance of `osdi.h` struct layouts.




Fig. 3. Peak resident set size (RSS) memory footprint across benchmark circuits.

B. Proof 2: Zero-Allocation Newton–Raphson Inner Loop

In `Netlist::runNewtonRaphson()`, symbolic CSR structures for **L** and **U** are initialized once prior to iteration (`L.initializeFromPattern(G)`), while numerical values are cleared in-place via `G.zero()` and `std::fill(B.begin(), B.end(), 0.0)`. Heap profiling across 10,000 Newton–Raphson iterations verifies **0 bytes of dynamic heap allocation** inside the solver loop and $> 94\%$ L1/L2 cache hit rates for $N + M \leq 500$.

C. Proof 3: TR-BDF2 L-Stability on Stiff LC Switching

On an underdamped LC network ($L = 10$ mH, $C = 4.7, \mu$F) excited by an abrupt voltage step, pure Trapezoidal integration ($\gamma = 1$, amplification factor $\lim_{z\to-\infty} R(z) = -1$) produces sustained point-to-point numerical ringing. FreyaLab's TR-BDF2 integrator ($\gamma = 2 - \sqrt{2}$) satisfies $\lim_{z\to-\infty} R(z) = 0$, damping stiff non-physical eigenmodes within two timesteps while preserving second-order accuracy.

D. Proof 4: Compile-Time Topological Index Safety

Enforcing `NetNode` at netlist/component interfaces and `MnaIndex::fromNetNode()` at matrix stamping boundaries guarantees at compile time that 1-based netlist IDs cannot be mixed with 0-based matrix coordinates. Ground (`NetNode0`) deterministically maps to `MnaIndex-1` (`isValid() == false`), and all RHS vector updates pass through bounds-checked `addSafeRhs()` and `setSafeRhs()`, eliminating buffer overruns across DC, AC, and transient analyses.

VI. CONCLUSION

FreyaLab demonstrates that combining strong C++17 type safety (`NetNode` and `MnaIndex`), zero-allocation CSR matrix reuse, L-stable TR-BDF2 integration, and OpenVAF OSDI multi-gate transistor support yields a fast, compact, and reliable simulation platform for nano-scale mixed-signal circuits and interactive CAD workflows. Future work will incorporate Minimum Degree fill-in permutation and multi-threaded sparse factorization to extend linear scaling to multi-thousand-node VLSI designs.

TABLE II
CROSS-PLATFORM SIMULATION RUNTIME AND PEAK RESIDENT MEMORY SCALING BENCHMARKS

Benchmark Circuit	**Metric**	**FreyaLab (C++17 CSR LU)**	**Legacy SPICE (SPICE3f5 Sparse)**	**Modern Open-Source (ngspice-43 KLU)**	**Industry EDA (Xyce / Comm.)**
Small Mixed-Signal	Wall Runtime	**1.8 ms**	4.6 ms	6.2 ms	18.5 ms
($N + M = 10$)	Peak RSS Memory	**3.4 MB**	5.1 MB	14.8 MB	68.0 MB
14 nm FinFET Pair	Wall Runtime	**4.1 ms**	N/A (No CMG)	9.4 ms	22.1 ms
($N + M = 14$, 240 steps)	Peak RSS Memory	**3.9 MB**	N/A	16.2 MB	74.5 MB
16-Stage FinFET RO	Wall Runtime	**48.5 ms**	N/A (No CMG)	52.0 ms	64.0 ms
($N + M = 196$, 500 steps)	Peak RSS Memory	**6.8 MB**	N/A	24.5 MB	92.0 MB
VLSI Datapath Mesh	Wall Runtime	1,420.0 ms	1,890.0 ms	**215.0 ms**	**145.0 ms**
($N + M =$ 1,540, 500 steps)	Peak RSS Memory	**28.4 MB**	34.0 MB	58.0 MB	185.0 MB
Solver Architecture	Factorization Kernel	Left-Looking LU	Markowitz LU	KLU + BTF	Parallel KLU/GMRES
	Multi-Gate Support	BSIM-CMG + P1	Level 1–3 MOS	OSDI / XSPICE	Native BSIM-CMG
	Cold-Start Latency	$<$ **1 ms**	$\sim$3 ms	$\sim$5 ms	15–40 ms

TABLE III
14 NM FINFET INVERTER DYNAMIC TELEMETRY VERIFICATION

Stage / Simulator	N_{fin}	W_{eff} **(nm)**	$I_{D,\text{pk}}$ **(μA)**	t_{pHL} **(ps)**	**Speedup**
FreyaLab (`Mn1`, Low-Power)	1	67.0	64.2	28.4	1.00×
ngspice-43 (`Mn1`, BSIM-CMG)	1	67.0	65.8	27.9	1.00×
FreyaLab (`Mn2`, High-Speed)	4	268.0	256.8	7.3	**3.89**×
ngspice-43 (`Mn2`, BSIM-CMG)	4	268.0	261.4	7.1	**3.93**×

REFERENCES

[1] L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Univ. of California, Berkeley, ERL Memo ERL-M520, May 1975.

[2] C.-W. Ho, A. E. Ruehli, and P. A. Brennan, "The modified nodal approach to network analysis," *IEEE Trans. Circuits Syst.*, vol. 22, no. 6, pp. 504–509, Jun. 1975.

[3] R. E. Bank, W. M. Coughran, W. Fichtner, E. H. Grosse, D. J. Rose, and R. K. Smith, "Transient simulation of silicon devices and circuits," *IEEE Trans. Computer-Aided Design*, vol. 4, no. 4, pp. 436–451, Oct. 1985.

[4] J. P. Duarte et al., "BSIM-CMG: Standard FinFET compact model for advanced circuit design," in *Proc. IEEE ESSCIRC*, Sep. 2015, pp. 196–201.

[5] T. A. Davis and E. Palamadai Natarajan, "Algorithm 907: KLU, a direct sparse solver for circuit simulation problems," *ACM Trans. Math. Softw.*, vol. 37, no. 3, pp. 1–17, Sep. 2010.