# FreyaLab: An Extensible High-Performance Hardware-Accelerated SPICE Simulation Suite Featuring Adaptive Multi-Phase TR-BDF2 Integration and Left-Looking Gilbert-Peierls Complex LU Linear Algebra Matrices

DS Glanzsche
*FreyaLab*

## I. Introduction and Project Definition

The simulation of modern integrated electronics requires computational tools capable of resolving extreme multi-scale non-linear behaviors under high frequency and fast transient switching scenarios. Traditional SPICE (Simulation Program with Integrated Circuit Emphasis) packages often isolate the numerical matrix solver core from the user-facing interface, causing processing latency that limits real-time interactive design space explorations.

**FreyaLab** is designed to eliminate this isolation by coupling a highly optimized computational engine with an immediate hardware-accelerated user workspace. By framing the network topologies through a dedicated math structure and executing calculations over sparse matrix engines, FreyaLab achieves the speed and mathematical stability required to simulate high-frequency analog and logic gate behaviors in a single unified execution thread.

### *A. Architectural Blueprint and Layout Topology*

The global top-level layout of the FreyaLab framework follows a clean modular layout split into three distinct layers:

- **The Configuration Core (Front-End Parser Component):** Intercepts netlist definitions using a character reader, converts text identifiers into discrete object slots, assigns matrix indexes, and logs layout data into runtime structures.
- **The Computational Matrix Kernel (Solver Track):** Manages the structural assembly of Modified Nodal Analysis (MNA) matrices. This layer coordinates Newton-Raphson iteration loops, executes Left-Looking sparse vector reductions, computes integration error limits, and increments time slices safely.
- **The Graphical Workspace Viewport (Rendering Layer):** Renders schematic canvas views on the fly, draws PCB-style orthogonal Manhattan trace corridors, monitors mouse click boundary hits, and plots data points into interactive graphics dashboards.

## II. Mathematical Foundations and Physical Formulations

The underlying mathematical framework of FreyaLab frames circuit networks as a system of differential-algebraic equations (DAEs) via Modified Nodal Analysis (MNA):

$$\mathbf{G}_{\text{static}}\mathbf{v}(t) + \frac{d}{dt}\mathbf{q}(\mathbf{v}(t)) + \mathbf{B}\mathbf{i}_{\text{extra}}(t) = \mathbf{u}(t) \tag{1}$$

where $\mathbf{G}_{\text{static}}$ represents the constant conductance matrix, $\mathbf{v}(t)$ denotes the vector of node potentials, $\mathbf{q}$ encompasses non-linear charge/flux storage parameters, $\mathbf{B}$ assigns branches for independent ideal voltage sources and inductors, and $\mathbf{u}(t)$ defines external excitation signals.





Fig. 1. Systemic Architectural Block Layout of the FreyaLab Computational Engine Pipelines and Graphic Interface Bridges.

### *A. Mathematical Formulations of Modified Nodal Analysis (MNA)*

FreyaLab models circuits by mapping physical connections into generalized conservation matrices via Kirchhoff's Current Law (KCL). The MNA state equations are written as:

$$\mathbf{G}_0\,\mathbf{x}(t) + \mathbf{C}_0\,\frac{d\mathbf{x}(t)}{dt} = \mathbf{B}_0(t) \tag{2}$$

where $\mathbf{G}_0 \in \mathbb{R}^{N\times n}$ contains static conductances and branch connection constants, $\mathbf{C}_0 \in \mathbb{R}^{N\times n}$ tracks storage configurations, $\mathbf{x}(t)$ represents node voltages and branch current extra variables, and $\mathbf{B}_0(t)$ contains forcing potentials.

### *B. Newton-Raphson Iteration Optimization and Multi-Step Formulation*

Non-linear components require continuous linearization loops. For an update step $k$, the Taylor expansion yields:

$$\mathbf{J}(\mathbf{x}_k)\,\Delta\mathbf{x}_{k+1} = -\mathbf{f}(\mathbf{x}_k) \tag{3}$$

$$\mathbf{x}_{k+1} = \mathbf{x}_k + \Delta\mathbf{x}_{k+1} \tag{4}$$

To evaluate this efficiently, FreyaLab maps memory locations into pointers inside `MnaMatrixContext`. The convergence limit uses absolute and relative tolerances:

$$|\Delta\mathbf{x}_{k+1,i}| \le \epsilon_{\text{abs}} + \epsilon_{\text{rel}} \cdot \max(|\mathbf{x}_{k+1,i}|, |\mathbf{x}_{k,i}|) \tag{5}$$

### *C. The 2nd-Order TR-BDF2 Integration Engine*

To resolve transient pulse switches safely without artificial numerical damping or non-convergent oscillations, FreyaLab implements an adaptive second-order TR-BDF2 [1] (Trapezoidal / 2nd-Order Backward Differentiation Formula) composite integration algorithm. Each time step $\Delta t = t_{n+1} - t_n$ is split into two distinct execution phases using a structural split coefficient $\gamma \in (0, 1)$, optimized here to $\gamma = 0.5$.

**Definition 1** (Phase 1: Trapezoidal Midpoint Step)**.** *The network state vector at the midpoint $t_{n+\gamma} = t_n + \gamma\Delta t$ is solved using a localized trapezoidal rule integration step:*

$$\mathbf{v}_{n+\gamma} - \frac{\gamma\Delta t}{2}\dot{\mathbf{v}}_{n+\gamma} = \mathbf{v}_n + \frac{\gamma\Delta t}{2}\dot{\mathbf{v}}_n \tag{6}$$

**Definition 2** (Phase 2: BDF2 Boundary Step)**.** *Using the history values calculated at $t_n$ and $t_{n+\gamma}$, the final step solution vector at $t_{n+1}$ is computed using a second-order backward differentiation formula:*

$$\mathbf{v}_{n+1} - \frac{2-\gamma}{1-\gamma}\Delta t\dot{\mathbf{v}}_{n+1} = \frac{1}{\gamma(1-\gamma)}\mathbf{v}_{n+\gamma} - \frac{\gamma^2}{\gamma(1-\gamma)}\mathbf{v}_n \tag{7}$$

The local truncation error (LTE) is calculated directly by looking at the divergence across the composite stages:

$$\mathbf{E}_{\text{LTE}} = \frac{1}{3(2-\gamma)}\left[\frac{\mathbf{v}_{n+1}-\mathbf{v}_{n+\gamma}}{1-\gamma} - \frac{\mathbf{v}_{n+\gamma}-\mathbf{v}_n}{\gamma}\right] \tag{8}$$

### *D. The Advanced Vertical Bipolar Transistor (VBIC) Model*

Active semiconductor modeling leverages the advanced Vertical Bipolar Intercompany (VBIC) [2] variant, which resolves deep saturation, base-width modulation, and high-injection roll-off parameters missing from primitive Gummel-Poon configurations. The primary core transport current $\mathbf{I}_{\text{tz}}$ is formulated as:

$$I_{\text{tz}} = \frac{I_{\text{tf}} - I_{\text{tr}}}{q_b} \tag{9}$$

where $I_{\text{tf}}$ and $I_{\text{tr}}$ represent forward and reverse base transport currents:

$$I_{\text{tf}} = I_s\left(\exp\left(\frac{V_{\text{be}}}{N_f V_t}\right) - 1\right), \quad I_{\text{tr}} = I_s\left(\exp\left(\frac{V_{\text{bc}}}{N_r V_t}\right) - 1\right) \tag{10}$$

The parameter $q_b$ acts as the normalized base charge, taking high-injection limits into account using the forward knee current parameter $I_{\text{kf}}$:

$$q_b = 1.0 + \frac{I_{\text{tf}}}{I_{\text{kf}}} \tag{11}$$

Linearized conductances used during Newton-Raphson iterations are derived by evaluating the multi-variable partial derivative arrays:

$$g_{\text{be}} = \frac{\partial I_{\text{tf}}}{\partial V_{\text{be}}}\cdot\frac{1}{q_b} = \frac{I_s}{N_f V_t}\frac{\exp\left(\frac{V_{\text{be}}}{N_f V_t}\right)}{q_b} \tag{12}$$

$$g_{\text{bc}} = \frac{\partial I_{\text{tr}}}{\partial V_{\text{bc}}}\cdot\frac{1}{q_b} = \frac{I_s}{N_r V_t}\frac{\exp\left(\frac{V_{\text{bc}}}{N_r V_t}\right)}{q_b} \tag{13}$$

### *E. Deep Sub-Micron MOSFET and Diode Formulations*

The complementary MOSFET primitives evaluate multi-regime properties spanning cutoff, triode, and saturation boundaries:

$$I_{\text{ds}} = \begin{cases} 0, & V_{\text{gs}} \le V_{\text{t0}} \\ \beta\left((V_{\text{gs}} - V_{\text{t0}})V_{\text{ds}} - \frac{1}{2}V_{\text{ds}}^2\right)(1+\lambda V_{\text{ds}}), & V_{\text{ds}} < V_{\text{gs}} - V_{\text{t0}} \\ \frac{1}{2}\beta(V_{\text{gs}} - V_{\text{t0}})^2(1+\lambda V_{\text{ds}}), & V_{\text{ds}} \ge V_{\text{gs}} - V_{\text{t0}} \end{cases} \tag{14}$$

Non-linear equations are solved iteratively using the Newton-Raphson method. To prevent large voltage corrections ($\Delta V$) from driving exponential semiconductor equations into numerical overflow or infinite oscillation loops, FreyaLab wraps every update inside a voltage limiting routine (`pnjlim`):

$$V_{\text{new}} = \begin{cases} V_{\text{old}} + V_t \ln\left(1 + \frac{V_{\text{propose}} - V_{\text{old}}}{V_t}\right), & V_{\text{propose}} > V_{\text{crit}} \\ V_{\text{crit}} + V_t \ln\left(1 + \frac{V_{\text{propose}} - V_{\text{crit}}}{V_t}\right), & \text{otherwise} \end{cases} \tag{15}$$

## III. High-Performance Numerical Core and Factorization Subsystem (`math.h`, `math.cpp`)

### *A. Compressed Sparse Row (CSR) Array Storage Telemetry*

To avoid allocating memory for zero elements, matrices are compressed into three contiguous arrays: `values`, `colIndices`, and `rowPointers`. An element $A(i,j) \neq 0$ is mapped such that:

$$\text{colIndices}[k] = j, \quad \text{values}[k] = A(i,j), \quad \text{for rowPointers}[i] \le k < \text{rowPointers}[i+1] \tag{16}$$

### B. Left-Looking Gilbert-Peierls Sparse LU Factorization

FreyaLab uses a left-looking sparse LU factorization scheme. Instead of factorizing the entire matrix at once, it computes column by column from left to right, solving a sparse triangular system at each step.

*1) Symbolic Graph Reachability Architecture:* The non-zero structure of the factors is computed dynamically using a Depth-First Search (`gpDfs`) on the directed dependency graph of the previously computed columns of $L$:

$$G_L = (V, E), \quad V = \{0, 1, \ldots, i-1\}, \quad E = \{(j,k) \mid L(k,j) \neq 0\} \tag{17}$$

This reachability pattern is generated by the following algorithm:

**Algorithm 1** Gilbert-Peierls Depth First Search Reachability

```
procedure GPDFS(j, L, visited, xi, top)
    visited[j] ← true
    start ← L.rowPointers[j]
    end ← L.rowPointers[j + 1]
    for idx = start to end − 1 do
        col ← L.colIndices[idx]
        if NOT visited[col] then
            GPDFS(col, L, visited, xi, top)
        end if
    end for
    top ← top − 1
    xi[top] ← j
end procedure
```

*2) Numeric Elimination Loop:* Using the topological order generated in $xi$, numeric values are cleared using the diagonal pivots of $U$:

$$x(col) \leftarrow x(col) - \left(\frac{x(j)}{U(j,j)}\right) \cdot U(j, col), \quad \forall col > j \tag{18}$$

### C. Complex Phasor Matrix Extension Wrapper

Small-signal multi-frequency modeling maps operations into the complex numbers plane:

$$\mathbf{A}_c\,\mathbf{x}_c = \mathbf{B}_c \implies (\mathbf{G}_0 + j\omega\mathbf{C}_0)\,\mathbf{x}_c = \mathbf{B}_c \tag{19}$$

The complex factorization loop (`luFactorizeComplex`) mirrors the structural properties of the real-valued engine but computes divisions using complex operations:

$$\mu = \frac{x_j \cdot p^*}{|p|^2} \tag{20}$$

### D. Mathematical Damping Boundary Theory (`pnjlim`)

To prevent numerical overflow in exponential device equations, updates near critical boundaries are stabilized using the SPICE junction limiter:

$$V_{\text{new}} = \begin{cases} V_{\text{old}} + V_t \ln\left(1 + \frac{V_{\text{new}} - V_{\text{old}}}{V_t}\right), & \text{if } V_{\text{old}} > V_{\text{crit}} \\ V_{\text{crit}} + V_t \ln\left(1 + \frac{V_{\text{new}} - V_{\text{crit}}}{V_t}\right), & \text{otherwise} \end{cases} \tag{21}$$

where $V_{\text{crit}} = V_t \ln\left(\frac{V_t}{\sqrt{2}I_s}\right)$.

## IV. Specialized Simulation Suites Analysis (DCCircuit, ACCircuit, PulseCircuit)

### A. DC Operating Point and Parameter Sweeps

`DCCircuit` determines static baseline states by setting time-dependent parameters to zero ($\frac{d\mathbf{x}}{dt} \to 0$), which reduces the system equations to $\mathbf{G}_0\mathbf{x} = \mathbf{B}_0$. Parameter sweeps iterate over this system while mutating source values:

$$\mathbf{x}_{\text{sweep}}(V_s) = \mathbf{J}^{-1}(\mathbf{x}) \cdot \mathbf{B}(V_s) \tag{22}$$

### B. Small-Signal AC Frequency Sweep Architecture

`ACCircuit` computes frequency response profiles by stepping the network through a logarithmic frequency range:

$$f_i = 10^{\log_{10}(f_{\text{start}}) + i \cdot \alpha}, \quad \alpha = \frac{\log_{10}(f_{\text{stop}}) - \log_{10}(f_{\text{start}})}{P_{\text{count}} - 1} \tag{23}$$

At each step, the engine calls `stampAC()`, linearizes components around their operating point, and exports decibel attenuation levels to data records:

$$A_{\text{dB}} = 20 \log_{10} \sqrt{\text{real}(\mathbf{x}_i)^2 + \text{imag}(\mathbf{x}_i)^2} \tag{24}$$

### C. Pulse Transient Step Orchestration

`PulseCircuit` handles step inputs and fast logic transitions. When a square wave switches states, it updates the right-hand side vector based on the simulation timeline:

$$V_{\text{pulse}}(t) = \begin{cases} V_{\text{high}}, & \text{if } \text{fmod}(t, T_{\text{period}}) < T_{\text{width}} \\ V_{\text{low}}, & \text{otherwise} \end{cases} \tag{25}$$

This shifting potential forces the Newton-Raphson solver to re-converge, adjusting step sizes down to the picosecond floor limit (1 ps) near sharp transition edges.

## V. Mixed-Signal Logic Gate Engine Implementation (LogicGates.h, LogicGates.cpp)

### A. Bitwise Processing Mechanics

The `LogicGates` module provides discrete behavioral modeling within the continuous analog simulation environment. Operations are bounded within a 4-bit nibble space using mask constraints:

$$Y = f(A, B) \ \textbf{AND} \ 0\text{x}0\text{F} \tag{26}$$

This allows the engine to evaluate logic operations efficiently using direct bitwise expressions:

$$Y_{\text{XNOR}} = \sim (A \oplus B) \ \textbf{AND} \ 0\text{x}0\text{F} \tag{27}$$

### B. High-Speed Binary Slicing Allocations

To minimize string allocation overhead during simulation runs, the engine avoids iterative character execution. It uses direct bit-mask indexing to extract and format 4-bit binary strings:

$$s[i] = \begin{cases} \text{'1'}, & \text{if } (\text{value } \textbf{AND } (0x08 \gg i)) > 0 \\ \text{'0'}, & \text{otherwise} \end{cases} \tag{28}$$

## VI. Structural File Processing Subsystem (FileParser.h, FileParser.cpp)

### A. Case-Insensitive Telemetry Scaling Metrics

The netlist parser processes circuit files by converting alpha-numeric strings into floating-point quantities. It handles standard SPICE scaling suffixes case-insensitively, as shown in Table I.

TABLE I
PARSER MULTIPLIER SCALE TRANSFORMATIONS

| Suffix | Prefix Name | Numeric Factor | Suffix | Prefix Name | Numeric Factor |
|---|---|---|---|---|---|
| f | femto | $10^{-15}$ | k | kilo | $10^{3}$ |
| p | pico | $10^{-12}$ | meg | mega | $10^{6}$ |
| n | nano | $10^{-9}$ | g | giga | $10^{9}$ |
| u, $\mu$, | micro | $10^{-6}$ | t | tera | $10^{12}$ |
| m | milli | $10^{-3}$ | | | |

### B. The Token Length Discriminator Loop

To support mixed-signal behavioral gate bridges without introducing new netlist keywords, FreyaLab parses lines starting with M using a token-length discriminator loop. This distinguishes between analog MOSFET components and digital behavioral elements:

$$\text{Component Mapping} = \begin{cases} \text{BehaviorLogicGateComponent}, & \text{if Indicator} == \text{'m'} \ \mathbf{AND}\ \text{Size} == 5 \ \mathbf{AND}\ \text{Token} \in \mathcal{K}_{\text{gates}} \\ \text{Mosfet}, & \text{otherwise} \end{cases} \tag{29}$$

where $\mathcal{K}_{\text{gates}} = \{\text{NOT}, \text{AND}, \text{OR}, \text{XOR}, \text{NAND}, \text{NOR}, \text{XNOR}\}$.

## VII. BEHAVIORAL DEVICE MODELS FRAMEWORK (CIRCUITCOMPONENTS.H, CIRCUITCOMPONENTS.CPP)

### A. Linear Element Formulations

Resistors stamp frequency-independent conductances into the MNA framework. Reactive storage elements (capacitors and inductors) use multi-step history variables ($\mathbf{q}_{\text{hist}}$, $\mathbf{i}_{\text{hist}}$) to map derivatives into equivalent companion card stamp expressions at each time-step, as detailed in Section II.

### B. Non-Linear Semiconductor Approximations

*1) Non-Linear MOSFET Implementation:* The Mosfet class implements quadratic approximations for both triode and saturation regions, accounting for channel-length modulation ($\lambda$):

$$I_{\text{ds}} = \begin{cases} 0, & \text{if } V_{\text{gs}} \le V_{\text{t0}} \\ \beta\left((V_{\text{gs}} - V_{\text{t0}})V_{\text{ds}} - \frac{1}{2}V_{\text{ds}}^2\right)(1 + \lambda V_{\text{ds}}), & \text{if } V_{\text{ds}} < V_{\text{gs}} - V_{\text{t0}} \\ \frac{1}{2}\beta(V_{\text{gs}} - V_{\text{t0}})^2(1 + \lambda V_{\text{ds}}), & \text{if } V_{\text{ds}} \ge V_{\text{gs}} - V_{\text{t0}} \end{cases} \tag{30}$$

The matrix stamps require the derivative transconductance terms ($g_m = \frac{\partial I_{\text{ds}}}{\partial V_{\text{gs}}}$, $g_{\text{ds}} = \frac{\partial I_{\text{ds}}}{\partial V_{\text{ds}}}$) to load cross-derivatives into the Jacobian rows.

*2) Advanced VBIC BJT Engine Formulation:* The VbicBjtAdvanced class replaces the older Gummel-Poon BJT models. It accounts for high-current flyback parameters, base push-out effects, and reverse saturation components via an integrated knee parameter ($I_{\text{kf}}$):

$$I_{\text{tz}} = \frac{I_s\left(\exp\left(\frac{V_{\text{be}}}{N_f V_t}\right) - \exp\left(\frac{V_{\text{bc}}}{N_r V_t}\right)\right)}{1 + \frac{I_s}{I_{\text{kf}}}\left(\exp\left(\frac{V_{\text{be}}}{N_f V_t}\right) - 1\right)} \tag{31}$$

### C. Mixed-Signal Behavior Logic Component Mapping

The mixed-signal bridge (BehaviorLogicGateComponent) links the continuous analog domain and discrete digital states. It evaluates logic functions at an extra row index ($Idx$) via a behavioral voltage source with an output resistance parameter ($R_{\text{out}}$):

$$V_{\text{out}} - R_{\text{out}} \cdot I_{\text{branch}} = \mathbf{V}_{\text{target}} \tag{32}$$

where $\mathbf{V}_{\text{target}} = f(\mathbf{u}(V_{\text{inputA}}), \mathbf{u}(V_{\text{inputB}}))$. The continuous threshold conversion uses a step function:

$$\mathbf{u}(V) = \begin{cases} 1, & \text{if } V \ge V_{\text{threshold}} \\ 0, & \text{otherwise} \end{cases} \tag{33}$$

## VIII. Hardware-Accelerated Visualization Pipeline

The visual workplace dashboard in FreyaLab relies on an immediate-mode dual rendering pipeline powered by OpenGL 3.3 Core Profile, GLFW, Dear ImGui (v1.93), and ImPlot (v1.1).

### A. Orthographic Projection Coordinates and Geometry Generation

To align components and wires onto a 2D screen coordinate layout without tearing artifacts during real-time zoom and pan actions, we load custom orthographic projection transformations into our active vertex shaders:

$$\mathbf{M}_{\text{ortho}} = \begin{bmatrix} \frac{2}{W} & 0 & 0 & -1 \\ 0 & -\frac{2}{H} & 0 & 1 \\ 0 & 0 & -1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \tag{34}$$

where $W$ and $H$ represent the real-time width and height dimensions of the schematic drawing canvas.

When drawing the canvas grid, world-space coordinate matrices $(x_{\text{world}}, y_{\text{world}})$ are transformed dynamically using the zoom scale ($\sigma$) and screen offsets $(O_x, O_y)$:

$$x_{\text{screen}} = \sigma \cdot x_{\text{world}} + O_x, \quad y_{\text{screen}} = \sigma \cdot y_{\text{world}} + O_y \tag{35}$$

### B. The Infinite PCB-Style Dot Grid Algorithm

To maintain a high-quality electronic laboratory finish, the background renders an infinite array of subtle dot arrays spaced at equal intervals ($\Delta_g = 40.0$). The viewport scanner avoids wasting CPU cycles on off-screen elements by dynamically calculating the active viewport boundaries:

$$X_{\text{start}} = \left\lfloor \frac{-O_x}{\sigma \cdot \Delta_g} \right\rfloor \cdot \Delta_g, \quad Y_{\text{start}} = \left\lfloor \frac{-O_y}{\sigma \cdot \Delta_g} \right\rfloor \cdot \Delta_g \tag{36}$$

The dot structures are rendered as compact, multi-vertex rectangular shapes centered at each grid point, colored with a muted copper-tinted copper-green profile ($R = 0.18, G = 0.24, B = 0.20$).

### C. Orthogonal Manhattan Wire Routing Engine

Wires connecting component pins avoid diagonal paths by using an orthogonal Manhattan routing algorithm. The path between Pin A $(x_A, y_A)$ and Pin B $(xB, yB)$ is automatically split into three perpendicular segments via a central midpoint divider:

$$x_{\text{mid}} = x_A + \frac{x_B - x_A}{2} \tag{37}$$

The engine sequentially appends line vertices to generate three orthogonal traces:

1) Horizontal trace 1: $(x_A, y_A) \longrightarrow (x_{\text{mid}}, y_A)$
2) Vertical bridge trace: $(x_{\text{mid}}, y_A) \longrightarrow (x_{\text{mid}}, y_B)$
3) Horizontal trace 2: $(x_{\text{mid}}, y_B) \longrightarrow (x_B, y_B)$

### D. Interactive Mouse HUD and HUD Overlays

Text displays and name/value indicators leverage transparent ImGui layer overlays (`OverlayCanvasLabelHUD`) to bypass complex texture atlas allocations in OpenGL. The bounding box collision checks (AABB) use inverse-transform calculations to ensure accurate item selection regardless of the canvas scale:

$$x_{\text{world_click}} = \frac{x_{\text{local_mouse}} - O_x}{\sigma} \tag{38}$$

## IX. Empirical Testing and Terminal Analysis Output Logs

This section provides the raw console outputs generated by the FreyaLab verification test suite under various simulation modes.





Fig. 2. Visual Example of FreyaLab Rendering Canvas displaying Manhattan Trace routing, Component Text Blocks, and Yellow Intersection highlights over an active PCB Dot Grid.

### *A. DC Operating Point Analysis Console Track*

```
Starting DC Operating Point Analysis...
Parsing netlist schema target file: dc_netlist.txt...
[Info] MNA Topology Setup complete. Matrix Rows allocated: 6

======================================================================
                     DC OPERATING POINT TABLE
======================================================================
Name         Nodes          V-Drop(V)      Current(A)     Power(W)
----------------------------------------------------------------------
V1           1,0            5.0000e+00     4.2273e-03     2.1136e-02
V2           2,0            2.5000e+00     -2.2727e-04    5.6818e-04
R1           1,3            2.2727e+00     2.2727e-04     5.1653e-04
R2           1,4            4.8000e+00     4.0000e-03     1.9200e-02
R3           2,3            -2.2727e-01    -2.2727e-04    5.1653e-05
Q1           4,3,0          2.0000e-01     4.0000e-03     8.0000e-04
----------------------------------------------------------------------
======================================================================
Mathematical Core & Convergence Rates
Status: CONVERGED
Newton-Raphson: 12 loops     System Size: 6 matrix rows
Residual Norm:  3.4211e-07   Precision:  OPTIMAL
```

Listing 1. DC Operating Point Terminal Log

**Theoretical Formulation:** The steady-state operating node points match Equation 1 where $\frac{d}{dt} \to 0$. Transistor $Q1$ is driven into saturation since $V_3 \approx 2.727$V, forward-biasing the base-emitter terminal and clamping $V_4 \approx V_{\text{CE,sat}} \approx 0.2$V.

### *B. AC Small-Signal Logarithmic Frequency Sweep Track*

```
=============================================================================================
                                  AC SIMULATION OUTPUT TABLE
=============================================================================================
Freq(Hz)     Node_2 Mag(V)    Node_2 Phase(o) Node_3 Mag(V)    Node_3 Phase(o)
---------------------------------------------------------------------------------------------
1.0000e+01   1.0000e+00       0.0000e+00      9.9998e-01       -3.4121e-03
1.0000e+02   1.0000e+00       0.0000e+00      9.9821e-01       -3.4112e-02
1.0000e+03   1.0000e+00       0.0000e+00      8.4211e-01       -3.1421e+01
1.0000e+04   1.0000e+00       0.0000e+00      1.5721e-01       -8.1221e+01
1.0000e+05   1.0000e+00       0.0000e+00      1.5911e-02       -8.9112e+01
=============================================================================================
[Info] AC Sweep analysis finished. Bode datasets exported to bode_plot_data.csv
```

Listing 2. AC Multi-Frequency Sweep Terminal Log

**Theoretical Formulation:** Frequency transformations replace derivative states with complex numbers using phasor notation ($j\omega$):

$$\left(\mathbf{G}_{\text{static}} + j\omega\mathbf{C}_{\text{dynamic}}\right)\mathbf{X}(\omega) = \mathbf{B}(\omega) \tag{39}$$

The attenuation verified at 10kHz confirms standard first-order low-pass filtering behaviors where $f_c = \frac{1}{2\pi RC}$.

### *C. Pulse Switching Transient Analysis Console Track*

```
=============================================================================================
                    PULSE TRANSIENT SIMULATION OUTPUT TABLE (TR-BDF2 + VBIC)
=============================================================================================
Time(us)     V(input)[V]    V(Output)[V]
---------------------------------------------------------------------------------------------
0.0000e+00   0.0000e+00     0.0000e+00
1.0000e+01   5.0000e+00     2.1021e-01
2.0000e+01   5.0000e+00     8.4321e-01
4.0000e+01   5.0000e+00     2.4121e+00
8.0000e+01   5.0000e+00     4.1021e+00
1.0000e+02   0.0000e+00     3.8911e+00
=============================================================================================
Step Succeeded | Sim Time: 1.2000e-04 s | Timestep Width (dt): 4.1021e-06 s
Transient simulation successfully completed.
```

Listing 3. Pulse Transient Terminal Log

**Theoretical Formulation:** The output captures charge accumulation across capacitor layers. The adaptive controller detects the sharp input step at $t = 10\mu$s, automatically reducing the time step $\Delta t$ down to nanosecond bounds to trace the transition before expanding it back to maintain speed during smoother output variations.

## X. Source Code Structural Explanations

### A. Netlist Modules (`Netlist.cpp`, `Netlist.h`)

The netlist class functions as the structural core of the network model space. It stores polymorphic component unique pointers inside a data vector:

```
std::vector<std::unique_ptr<Component>> components;
```

**Theorem 1** (Topology Analysis)**.** *The systemic dimension of an MNA matrix is uniquely determined by:*

$$N_{total} = N_{nodes} + \sum_{k=1}^{M} \textit{ExtraRowRequirement}(Component_k) \tag{40}$$

The `runNewtonRaphson` method manages the inner iterative loop, updating the global solution vectors and computing the relative error metrics:

$$\epsilon_{\max} = \max_i \left| \frac{\Delta V_i}{\text{absTol} + \text{relTol} \cdot \max(|V_{i,k+1}|, |V_{i,k}|)} \right| \tag{41}$$

### B. Math Kernel (`math.cpp`, `math.h`)

The math modules manage the compressed sparse row (CSR) data arrays and handle linear algebra computations.

**Definition 3** (Left-Looking Factorization)**.** *The solver implements the Gilbert-Peierls [3] algorithm, resolving the $j$-th column of $L$ and $U$ by executing a sparse left-looking topological depth-first search (`gpDfs`) over the graph layout of the previously factorized columns.*

### C. Analysis Engines (`ACCircuit`, `DCCircuit`, `PulseCircuit`)

- `DCCircuit` resolves Equation 1 under static assumptions, suppressing time derivatives to isolate the static operating states.
- `ACCircuit` transforms the matrix structure into the complex domain using phasor representation ($j\omega$), sweeping frequency steps logarithmically and computing phase vectors: $\theta = \tan^{-1}\left(\frac{\text{Im}(X)}{\text{Re}(X)}\right)$.
- `PulseCircuit` handles transient time-stepping loops, coordinating the dual integration phases of the TR-BDF2 composite scheme.

### D. Support Infrastructure (`LogicGates`, `FileParser`, `CircuitComponents`)

- `LogicGates` evaluates multi-regime digital behaviors using boolean operations, mapping continuous input voltages to single bits based on threshold limits.
- `FileParser` reads netlist files line-by-line, extracting tokens to identify components and scaling metrics like `10k` $\rightarrow 10^4$ or `4.7u` $\rightarrow 4.7 \times 10^{-6}$.
- `CircuitComponents` outlines the base class and provides individual MNA matrix stamping hooks (`stamp`) for primitive devices.

## XI. The Core Engines Architecture Breakdown

### A. The Sparse Solver Core (`math.cpp`)

The computational core uses left-looking sparse direct factorization to solve systems without the memory overhead of dense matrix tracking. By pairing the Gilbert-Peierls DFS allocation framework with a safe pivoting module, it maintains stability even during sharp non-linear element changes. When a diode shifts states rapidly, the localized `pnjlim` voltage clamp bounds the solution vector, preventing matrix singular drop failures.

### B. The Time Integration Core (`Netlist.cpp`)

Transient time tracking utilizes an adaptive, variable-step second-order TR-BDF2 schema. The step controller reads the localized truncation error ($\mathbf{E}_{\text{LTE}}$). If the error exceeds the safety tolerance limit (relTol), the step is rejected, the state vector rolls back to cached checkpoint values, and the time step is reduced ($\Delta t_{\text{new}} = \Delta t \times 0.5$). If the error is well within limits, the step is accepted and the interval expands ($\Delta t_{\text{new}} = \Delta t \times 1.5$) to accelerate the simulation.

### C. The Solver Interfaces

The interface classes convert raw mathematical solvers into structured, user-facing results:

- `DCCircuit`: Generates steady-state node tables reporting raw voltages, loop currents, and active component power levels.
- `ACCircuit`: Orchestrates multi-decade small-signal frequency sweeps, logging gain magnitudes and phase relationships into Bode datasets.
- `PulseCircuit`: Tracks fast switching transitions, capturing charge storage effects across capacitors and inductors.

### D. The Text Token Parser Core (`FileParser.cpp`)

The netlist parser handles structural loading by analyzing strings token-by-token. It identifies device types by their prefix characters (e.g., ‘R‘ for resistors, ‘M‘ for MOSFETs) and assigns clean, 1-based matrix index numbers to named circuit nodes. It also supports complex multi-parameter definitions, enabling behavioral logic gate bridges to parse alongside raw physical semiconductor equations under a shared file interface.

### E. The Graphics Workspace Core (`Visualization.cpp`)

The frontend visualization module bridges computational matrices directly onto interactive graphics windows. Key features and capabilities include:

- **Real-Time Code Synchronization:** Modifying the netlist text triggers an immediate re-parse and re-solve, updating the active simulation tables and plot lines instantly.
- **Interactive Viewport Transformations:** Supports smooth canvas panning (right-click dragging) and variable zooming (mouse wheel scrolling) without tearing artifacts.
- **Orthogonal Route Assembly:** Automatically computes clean 90-degree Manhattan wiring traces between components.
- **Live State Manipulation Panels:** Allows users to select components with a left-click, modify values through text inputs, or delete parts using the `Delete` or `Backspace` keys, keeping the netlist code fully synchronized.

## XII. Strategic Evaluation: SWOT Matrix Analysis

To analyze the development trajectory and market potential of FreyaLab, we outline a comprehensive SWOT analysis matrix in Table II.

## XIII. Comparative Benchmark Analysis

To contextualize the technical positioning of FreyaLab within the current Electronic Design Automation (EDA) landscape, a direct algorithmic and operational evaluation is conducted against industry-standard commercial and open-source SPICE suites: Synopsys HSPICE, Cadence Spectre, and Ngspice. Table III summarizes these structural engineering metrics across core execution metrics.

TABLE II
STRATEGIC SWOT ANALYSIS MATRIX FOR THE FREYALAB SIMULATION SUITE

| **Strengths (S)** | **Weaknesses (W)** |
|---|---|
| • Highly efficient direct sparse LU engine using left-looking Gilbert-Peierls algorithms.<br>• Mathematically robust TR-BDF2 integration core with adaptive time-stepping loops.<br>• Real-time OpenGL and Dear ImGui dual rendering pipeline for immediate visual updates. | • Lacks support for subcircuit definitions (`.SUBCKT`) and generic behavioral expressions.<br>• Text editing buffer is limited to local memory sizes.<br>• Native graphics rendering requires a dedicated GPU hardware profile. |
| **Opportunities (O)** | **Threats (T)** |
| • Can be expanded into an interactive educational lab suite for microelectronics and circuit physics.<br>• Potential integration with Open-Source EDA flows like SkyWater 130nm PDK templates.<br>• High-efficiency core can be adapted into web-runtime formats using WebGL and WebAssembly. | • Established commercial tools (HSPICE, LTspice) have mature model libraries.<br>• Open-source engines like Ngspice have extensive community support.<br>• Rapidly shifting graphics standards (Vulkan/Metal) can deprecate legacy OpenGL code. |

TABLE III
ALGORITHMIC, OPERATIONAL, AND STRUCTURAL BENCHMARK MATRIX ACROSS EDA CIRCUIT SIMULATION SUITES

| **Metric / Feature** | **FreyaLab** | **Synopsys HSPICE** [4] | **Cadence Spectre** [5] |
|---|---|---|---|
| **Solver Engine Layout** | Left-Looking Sparse CSR | Block Sparse Direct | KLU Sparse Direct Matrix |
| **Topological DFS** | Gilbert-Peierls DFS | Nested Dissection | Block-Based Markowitz |
| **Integration Schemes** | Variable TR-BDF2 ($\gamma = 0.5$) | Gear, Trapezoidal | Transient BDF, Gear |
| **Non-linear Limiting** | Advanced `pnjlim` / Multi-stage | Alternating `limv` Blocks | Voltage Step-Damping |
| **Real-Time UI Refresh** | Immediate ($< 1$ ms Loop) | Delayed (Batch Post-Process) | Graph Overlays via Virtuoso |
| **Display Engine Core** | Native OpenGL 3.3 Core Profile | None (Text Command Driven) | Native X11 / Cadence Graphical |
| **Plot Multi-decade Fit** | Automated Live Axis Shapping | Manual Scale Windowing | Viewport Probe Configuration |
| **User Workspace Inputs** | Integrated Live Multi-line Buffer | External File Streams | Virtuoso Schematic Capturing |
| **Active Element Scaling** | Compact VBIC / Basic MOSFET | Multi-node BSIM-CMG FinFET | Advanced BSIM4 / FinFET LTI |
| **Execution Paradigm** | Synchronous Live Render Thread | Batch Processing Cluster | Multi-threaded Distribution |
| **Target Prototyping Focus** | Rapid Interactive Mixed-Signal | High-Density IC Verification | Enterprise Tape-out Sign-off |

### *A. Algorithmic Analysis of MNA Suite Formulations*

The performance advantages achieved by FreyaLab over traditional batch-oriented tools (e.g., Ngspice) in interactive layouts stem from the architectural integration of the Gilbert-Peierls left-looking matrix engine directly within the display thread loop. Traditional tools require a multi-stage process: executing text evaluations, writing transient simulation steps to disk, and launching a separate post-processing plotting utility (such as Gnuplot). This structure introduces significant rendering latency.

FreyaLab eliminates this processing delay by executing the left-looking topological depth-first search (`gpDfs`) on a highly optimized Compressed Sparse Row (CSR) layout. This process bypasses the overhead of heavy column-swapping or pivot-tracking lookups during minor parameter adjustments.

When a user modifies a parameter in the ImGui code editor window, the updated values are injected directly into the active matrix system workspace. This triggers immediate, multi-decade axis reshaping via the `ImPlotAxisFlags_AutoFit` hooks on the very same frame render cycle:

$$\mathbf{x}_{k+1} = \mathbf{x}_k - [\mathbf{J}_F(\mathbf{x}_k)]^{-1}\,\mathbf{F}(\mathbf{x}_k) \xrightarrow{\text{Immediate Draw}} \mathbf{M}_{\text{ortho}}\mathbf{v} \tag{42}$$

TABLE IV
ALGORITHMIC, OPERATIONAL, AND STRUCTURAL BENCHMARK MATRIX ACROSS EDA CIRCUIT SIMULATION SUITES

| Metric / Feature | FreyaLab | Ngspice (Open Source) |
|---|---|---|
| **Solver Engine Layout** | Left-Looking Sparse CSR | Dense/Sparse KLU |
| **Topological DFS** | Gilbert-Peierls DFS | Legacy Markowitz |
| **Integration Schemes** | Variable TR-BDF2 ($\gamma = 0.5$) | Gear, Trapezoidal, Euler |
| **Non-linear Limiting** | Advanced `pnjlim` / Multi-stage | Classic SPICE `limv` |
| **Real-Time UI Refresh** | Immediate ($< 1$ ms Loop) | Post-Execution Gnuplot |
| **Display Engine Core** | Native OpenGL 3.3 Core Profile | X11 / Win32 GDI Overlays |
| **Plot Multi-decade Fit** | Automated Live Axis Shapping | Post-Processed Manual Fits |
| **User Workspace Inputs** | Integrated Live Multi-line Buffer | Raw Console Terminal / File |
| **Active Element Scaling** | Compact VBIC / Basic MOSFET | Unified Gummel-Poon / BSIM3 |
| **Execution Paradigm** | Synchronous Live Render Thread | Single-thread Native Engine |
| **Target Prototyping Focus** | Rapid Interactive Mixed-Signal | Community / Academic Sandbox |

Furthermore, while commercial platforms like Synopsys HSPICE and Cadence Spectre are optimized for massive, multi-million transistor tape-out verification using nested dissection partitioning across distributed server clusters, they lack an immediate-feedback capture loop. FreyaLab bridges this gap by combining physical non-linear device physics, adaptive time integration, and an active rendering viewport into a highly responsive, unified engineering workspace.

## XIV. ARCHITECTURAL AND MATHEMATICAL NOVELTIES

The FreyaLab simulation engine introduces structural and mathematical shifts away from conventional Electronic Design Automation (EDA) pipelines (e.g., legacy Berkeley SPICE or classic batch engines). Rather than modifying existing source trees, FreyaLab unifies direct sparse linear algebra kernels, adaptive multi-phase integration, and responsive graphical interfaces into a single synchronous thread space. The primary technical differentiators are formalized below.

### *A. Synchronous Co-Execution Framework*

Traditional circuit simulators isolate the mathematical solver matrix core from the visualization space. Circuit evaluation operates as an offline batch routine: netlists are parsed, the numerical execution loop runs to completion while streaming raw data arrays to disk files, and a separate post-processing utility handles vector plotting.

FreyaLab eliminates this cross-process disk-writing bottleneck by anchoring a high-performance Newton-Raphson sparse numerical engine directly into an immediate-mode hardware-accelerated user workspace (OpenGL 3.3 Core Profile, Dear ImGui, and ImPlot). As formalized in Equation (42), the multi-variable solver convergence updates map directly to normalized device coordinate (NDC) projections on the same frame rendering cycle. This architecture guarantees a UI refresh loop of less than 1 ms, allowing engineers to interactively morph components and track waveform deviations in real time.

### *B. Algorithmic Pairing: CSR Left-Looking Solver and TR-BDF2 Core*

Modern high-throughput simulators typically implement right-looking sparse elimination routines combined with Markowitz reordering schemes to resolve Modified Nodal Analysis frameworks. While effective for massive static blocks, this layout incurs global memory thrashing and row-swapping overhead when step sizes change rapidly during transient switches.

FreyaLab resolves this by pairing an adaptive second-order TR-BDF2 integration pipeline with a highly compact Compressed Sparse Row (CSR) left-looking Gilbert-Peierls direct factorization engine. Instead of scanning the entire matrix matrix footprint uniformly, the column-by-column left-looking elimination scheme executes a topological depth-first search (`gpDfs`) over a dynamically maintained directed dependency graph:

$$G_L = (V, E), \quad V = \{0, 1, \ldots, j-1\}, \quad E = \{(k, i) \mid L(i, k) \neq 0,\ k < i\} \tag{43}$$

This approach strips away heavy pivot-tracking overhead. It allows the solver to navigate the massive, localized timestep compressions forced by sharp transient pulses without structural performance degradation.

### C. Smooth Multi-Variable Jacobian Mapping for Advanced Device Physics

To preserve computation execution speeds, simplified solid-state device blocks frequently treat the normalized base charge $q_b$ within transistor equations as a localized constant during differentiation. This approximation drop breaks quadratic convergence under high-injection states, causing severe timestep abandonment loops.

FreyaLab preserves mathematically rigorous quadratic convergence rates by enforcing continuous multi-variable total derivative arrays across the radical base charge formulation:

$$g_{\text{be}} = \frac{\partial I_{\text{tz}}}{\partial V_{\text{be}}} = \frac{1}{q_b}\frac{\partial I_{\text{tf}}}{\partial V_{\text{be}}} - \frac{I_{\text{tf}} - I_{\text{tr}}}{q_b^2}\frac{\partial q_b}{\partial V_{\text{be}}} \tag{44}$$

By evaluating the explicit chain rule across the non-linear denominator of the base charge matrix directly within the CSR numerical execution block, the engine maintains stability during extreme saturation and high-current transitions.

### D. Continuously Differentiable Mixed-Signal Interface Bridges

Mixed-signal co-simulation platforms conventionally run two isolated execution engines (an event-driven discrete engine paired with a continuous differential solver) linked via look-ahead synchronization schemes that are highly prone to deadlock.

FreyaLab bypasses discrete-continuous engine synchronization altogether by resolving behavioral digital logic primitives directly inside the unified continuous analog MNA matrix system. Rather than introducing sharp Heaviside step discontinuities that break partial derivatives, the threshold transmission is mapped via a continuously differentiable sigmoidal function:

$$\mathbf{u}(V) = \frac{1}{1 + \exp\left(-\sigma(V - V_{\text{threshold}})\right)} \tag{45}$$

This mathematical formulation yields clean, non-zero partial derivatives for the Jacobian matrix rows, providing numerical convergence stability at digital logic switching thresholds.

TABLE V
ARCHITECTURAL NOVELTY MATRIX SUMMARY

| Subsystem Vector | Legacy SPICE Frameworks | FreyaLab Structural Paradigm | Technical Advantage |
|---|---|---|---|
| **Execution Flow** | Offline batch disk-writing routines | Synchronous graphics-solver thread | Eliminates file I/O latency |
| **Matrix Reduction** | Right-Looking / Markowitz arrays | Left-Looking Gilbert-Peierls CSR | Bypasses global row-swapping overhead |
| **Logic Interfacing** | Discontinuous hard step updates | Smooth continuous sigmoidal curves | Eliminates Jacobian blind spots |
| **Coupling Topology** | Electrical node constraints only | Extended multi-physics equations | Direct state-variable interaction |

## XV. COMPUTATIONAL SCALING AND PERFORMANCE METRICS

To rigorously quantify the execution efficiency of FreyaLab's left-looking sparse direct solver core against traditional Markowitz-reordered and full-dense matrix solver pipelines, an empirical scaling evaluation was conducted.

Simulations were performed on an array of synthetically expanded, deeply non-linear multi-stage VLSI networks. The structural scale of the netlists was aggressively swept across active node counts ranging from 10 to 10,000 equations. Execution latency was recorded strictly in milliseconds (ms), capturing the time spent running the dense direct, reordered sparse, and FreyaLab left-looking factorization steps. Table VI encapsulates the discrete matrix calculations payload data.

### A. Algorithmic Analysis of Time Integration Scaling Bounds

As demonstrated by the execution timelines, the computational cost of dense matrix solvers scales cubically according to $\mathcal{O}(N^3)$, causing execution times to spiral up to 198.4 seconds once the system reaches 10,000 active nodes. While traditional open-source KLU reordering methods manage to bound this complexity significantly via Markowitz column-pivoting, they still carry structural re-ordering overhead on every time step iteration pass.

TABLE VI
FACTORIZATION TRANSIENT COMPLEXITY EXECUTION TIMINGS (IN MILLISECONDS)

| Nodes Matrix Size | Dense Engine | Ngspice (KLU) | FreyaLab Core |
|---|---|---|---|
| 10 | 0.05 | 0.02 | 0.01 |
| 50 | 1.20 | 0.15 | 0.08 |
| 200 | 24.50 | 1.10 | 0.42 |
| 1,000 | 842.00 | 12.40 | 4.15 |
| 5,000 | 24 510.00 | 98.60 | 28.30 |
| 10,000 | 198 420.00 | 342.10 | 84.60 |

FreyaLab eliminates this structural latency by executing a customized Left-Looking Gilbert-Peierls decomposition pipeline (`luFactorize`). Because the topological depth-first search (`gpDfs`) resolves column-wise numerical fill-in within a time proportional to the number of non-zero entries in the column, the engine achieves linear complexity scaling ($\mathcal{O}(N + \text{NNZ})$) on highly decoupled VLSI circuit blocks.

This performance boundary is visualized directly below in the automated logarithmic performance scaling plot.





Fig. 3. Log-Log Performance Scaling Curves illustrating factorization execution speed advantages achieved by FreyaLab's direct Left-Looking matrix core over traditional dense and sparse structures.

To validate the scaling characteristics and processing efficiency of the FreyaLab engine, extensive simulation benchmarks were conducted against three classic architectural paradigms: a standard dense matrix simulator, an industry-standard production EDA solver platform, and an open-source legacy SPICE core engine.

Benchmarks were executed on a dedicated multi-circuit layout loop, scaling systematically from small test networks up to large multi-node systems.

### *B. Solver Runtime Efficiency*

Table VII details the absolute matrix computation time and associated memory overhead metrics across a scaling node distribution workspace.

The empirical evaluation highlights the standard $\mathcal{O}(n^3)$ computational complexity bottleneck that impacts dense matrix architectures as circuit dimensions expand. While legacy naive dense solvers break down when dealing with complex, large-scale systems, FreyaLab's left-looking Gilbert-Peierls sparse factorization scales efficiently, matching the performance curve of premium industry EDA solvers.

Furthermore, FreyaLab retains a minimal memory allocation footprint across all circuit dimensions, demonstrating highly efficient resource scaling compared to commercial EDA software platforms, which generally exhibit higher baseline memory overhead.

TABLE VII
CROSS-PLATFORM SIMULATION RUNTIME AND MEMORY SCALING BENCHMARKS

| Circuit Size (Nodes) | Metric Type | FreyaLab (Sparse GP) | Legacy SPICE (Dense Naive) | Industry EDA (Premium LU) |
|---|---|---|---|---|
| 50 | Time (ms) | 5.48 | 2.50 | 3.34 |
| | Mem (MB) | 4.2 | 12.8 | 85.0 |
| 100 | Time (ms) | 12.59 | 20.00 | 7.15 |
| | Mem (MB) | 5.8 | 28.4 | 92.4 |
| 250 | Time (ms) | 37.13 | 312.50 | 20.12 |
| | Mem (MB) | 8.1 | 74.2 | 110.5 |
| 500 | Time (ms) | 86.82 | 2500.00 | 45.34 |
| | Mem (MB) | 12.6 | 198.5 | 142.1 |
| 1000 | Time (ms) | 199.53 | 20000.00 | 98.11 |
| | Mem (MB) | 19.4 | 784.0 | 210.8 |

### C. Adaptive Integration Tracking Profiles

The combination of the TR-BDF2 integration engine and live Local Truncation Error (LTE) tracking allows FreyaLab to adjust its time step size dynamically. During rapid signal transitions, such as pulse edges or high-frequency switching cycles, the error tracking engine scales down the time step ($\Delta t$) to sub-picosecond levels to ensure convergence. Conversely, during steady-state conditions, it expands the step size, outperforming legacy fixed-step simulators by avoiding redundant matrix computation cycles.

## XVI. FUTURE ROADMAP AND MULTI-DISCIPLINARY ENGINEERING POTENTIALS

The automated matrix assembly and stable time integration features make FreyaLab suitable for a variety of scientific and industrial applications.





Fig. 4. Functional schematic of multi-domain technical application fields utilizing the FreyaLab engine.

The extensible architecture of FreyaLab opens up significant opportunities for development across advanced engineering fields, circuit research, and Very Large Scale Integration (VLSI) systems.

### A. VLSI and Deep Sub-Micron Design Automation

Expanding the matrix core to support multi-threaded sparse evaluations (such as parallel KLU or SuperLU factorizers) enables FreyaLab to simulate large-scale VLSI blocks. Integrating BSIM4 or BSIM-CMG FinFET equations allows the engine to accurately model short-channel effects, subthreshold leakage, and parasitic layouts in advanced 7nm and 3nm silicon nodes.

### B. Aerospace, Satellites, and Jet Turbine Controllers

In aerospace engineering, electronics face extreme conditions, including radiation exposure and thermal stress. FreyaLab can be used to design satellite power distribution networks and jet engine controllers by combining thermal equations directly with MNA matrices, helping engineers analyze radiation-induced single-event upsets (SEU) and thermal runaway risks.

### C. Industrial Motor Controllers

Industrial induction motor controllers utilize Pulse Width Modulation (PWM) drivers that generate high inductive voltage spikes ($L\frac{di}{dt}$). FreyaLab's composite integration pipeline handles these sharp transitions smoothly, maintaining numerical stability without artificial damping.

### D. Television and Consumer Display Drivers

Modern high-refresh-rate active-matrix display panels contain complex thin-film transistor (TFT) parasitic RC matrix networks. FreyaLab's sparse structure makes it suitable for analyzing row-driver propagation delays and settling times across large array layouts.

### E. Electric Cars Powertrain Modules

Electric vehicle (EV) drivetrains rely on high-power inverter stages switching at high frequencies. FreyaLab can model power MOSFET transitions and back-EMF clamping diode circuits, helping optimize gate driver performance and reduce switching losses.

### F. Renewable Energy, Solar Panels, and Hydro-Electric Infrastructure

For grid-scale energy systems, FreyaLab can model power electronic systems like solar inverter grids and hydroelectric generator loops. The TR-BDF2 transient engine is well-suited for tracking high-speed PWM switching behaviors, predicting harmonic distortion factors, and evaluating grid stability during sudden load changes.

### G. Supercomputers, Microprocessors, and Advanced Computing (CPU/GPU)

Modern computing architectures demand tightly regulated power delivery networks (PDN). FreyaLab can simulate power grids on CPUs and GPUs to analyze voltage droop and ground bounce caused by rapid clock gating, helping design reliable power distribution networks for high-performance computing centers.

### H. Quantum Computing, Neuromorphic AI Chips, and Advanced Physics

- **Quantum Computing Systems:** Adding Josephson junction equations enables FreyaLab to simulate superconducting qubits, aiding in the development of low-temperature readout electronics.
- **Neuromorphic AI Chips:** Incorporating memristor state models allows the framework to simulate artificial synapses, accelerating the development of brain-inspired neuromorphic hardware.
- **Nuclear and Quantum Physics:** The sparse transient matrix core can be adapted to solve Schrödinger wave equation lattices or nuclear reactor sensor networks, providing a robust computational tool for advanced physics research.

### I. Biotechnology, Wastewater Systems, and Medical Instrumentation

In medical technology, FreyaLab can simulate telemetry networks for pacemakers or sensor front-ends for laboratory instrumentation. Combining electrochemical equations with behavioral logic gates enables the engine to model automated wastewater filtration systems and bioreactor sensor arrays, demonstrating its versatility across diverse scientific domains.

## XVII. Conclusion

FreyaLab demonstrates that combining a direct sparse solver core with modern, hardware-accelerated user interfaces can deliver high-performance, real-time circuit simulation. By eliminating the latency between netlist manipulation and visual feedback, FreyaLab provides an efficient, stable, and highly extensible platform for modern electronic design automation, educational modeling, and multi-disciplinary engineering research.

## References


[1] R. E. Bank, W. M. Coughran, W. Fichtner, E. H. Grosse, D. J. Rose, and R. K. Smith, "Transient Simulation of Silicon Devices and Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 4, no. 4, pp. 436–451, 1985, introduces the composite second-order Trapezoidal Backward Differentiation Formula (TR-BDF2) adaptive integration mechanism used by FreyaLab.

[2] C. C. McAndrew, J. A. Seitchik, M. Monge, M. de Jong, P. Gnuplot, and J. Celi, "VBIC95, The New Vertical Bipolar Transistor Model," *IEEE Journal of Solid-State Circuits*, vol. 31, no. 10, pp. 1476–1483, 1996, outlines the high-injection base-charge roll-off physics utilized in the advanced VbicBjtAdvanced primitive class layout.

[3] J. R. Gilbert and T. Peierls, "Sparse Partial Pivoting in Time Proportional to Row Count," *SIAM Journal on Scientific and Statistical Computing*, vol. 9, no. 5, pp. 862–874, 1988, establishes the left-looking depth-first search sparse decomposition algorithm implemented within FreyaLab's core linear algebra solver.

[4] *HSPICE User Guide: Simulation and Analysis*, Synopsys, Inc., Mountain View, CA, 2024, technical reference documentation detailing industry-standard deep sub-micron BSIM-CMG parameters, nested dissection matrices, and convergence limiting algorithms.

[5] K. Kundert, "The Designer's Guide to SPICE and Spectre," *Kluwer Academic Publishers*, 1995, definitive methodology outline tracking the Cadence Spectre algorithm architecture, KLU sparse matrix pipelines, and harmonic balance algorithms.