Instrumented stage diagnostics · M=512, H=4096, I=14336 · P≤2048 detail

GPU: AMD Radeon 890M | NPU power snapshots: default (batch snapshots)

GPU branch operations · HIP events



NPU host stages · gate/up + SiLU × up combined



NPU host waits · gate/up + SiLU × up combined



Transfers and boundary sum · HIP events



Bars: sample p10–p90. GPU events include scheduling/probe effects; NPU stages are CPU-host spans, not device compute cycles.
Compared frontend stages are summed within each invocation before aggregation; individual stages remain in CSV/JSON.
CPU/GPU clocks are not aligned. Independent medians are not additive. Diagnostics are separate from ordinary FFN timing.