

Lab Notebook

FPGA Capstone Project

Academic Integrity

By signing below you acknowledge the CU Honor Code, "On my honor, as a University of Colorado Boulder student I have neither given nor received unauthorized assistance" applies to this assignment.

Signed: Glenn Frey Olamit

Module 4

NIOS II Software Design and System Test


Author: Glenn Frey Olamit

Date: March 28, 2022

Procedure/Description of Test:

The goal of this module is to develop the software for a System on a Chip (SoC), specifically the NIOS II Soft Processor built in Module 3.

In this module, we will follow the flow for a system design (see figure below) but we will focus this time on the Software Development using the NIOS II Software Build Tools as Software Development Tool.



Observations:

Data:

Images/Drawings:

The image displays two screenshots of the Quartus Prime Lite Edition software interface, showing the compilation report and timing analysis results for a project named "DE10_LITE_Default".

Top Screenshot: Compilation Report - Embed

The "Table of Contents" pane shows the "Flow Summary" selected. The "Flow Summary" pane displays the following information:

- Flow Status: Successful - Sun Mar 27 20:44:12 2022
- Quartus Prime Version: 16.1.0 Build 196 10/24/2016 SJ Lite Edition
- Revision Name: Embed
- Top-level Entity Name: DE10_LITE_Default
- Family: MAX 10
- Device: 10M50DAF484C6GES
- Timing Models: Preliminary
- Total logic elements: 11,468 / 48,760 (23 %)
- Total registers: 7300
- Total pins: 185 / 360 (51 %)
- Total virtual pins: 0
- Total memory bits: 759,768 / 1,677,312 (45 %)
- Embedded Multiplier 9-bit elements: 6 / 268 (2 %)
- Total PLLs: 3 / 4 (75 %)
- UFM blocks: 1 / 1 (100 %)
- ADC blocks: 1 / 2 (50 %)

The "Messages" pane shows the following message:

Type ID Message
293000 Quartus Prime Full Compilation was successful. 0 errors, 268 warnings


Bottom Screenshot: Slow 1200mV BSC Model Fmax Summary

The "Table of Contents" pane shows the "Slow 1200mV BSC Model Fmax Summary" selected. The "Slow 1200mV BSC Model Fmax Summary" pane displays the following information:


	Fmax	Restricted Fmax	Clock Name
1	50.44 MHz	50.44 MHz	ADC_CLK_10
2	66.53 MHz	66.53 MHz	altera_reserved_tck
3	91.03 MHz	91.03 MHz	u3[altpl0[0]sd1]pll7clk[2]
4	102.61 MHz	102.61 MHz	u3[altpl0[0]sd1]pll7clk[0]
5	111.33 MHz	111.33 MHz	p7[altpl_component]auto_generated[pll1]clk[0]
6	288.6 MHz	250.0 MHz	MAX10_CLK1_50
7	364.03 MHz	250.0 MHz	MAX10_CLK2_50

The "Messages" pane shows the following message:

Type ID Message
293000 Quartus Prime Full Compilation was successful. 0 errors, 268 warnings



After 'u' is selected the LEDs start counting up (as shown below image from left to right) in accordance with the displayed values in Nios II console(as shown above image).



After adding the line "display_value = ~display_value;" and '3' is selected the LEDs start counting up in multiples of 3 in binary format (as shown below image from left to right) in accordance with the displayed values in Nios II console(as shown above image).



Results:

Fmax	ADC_CLK_10: 50.44 MHz altera_reserved_tck: 66.53 MHz p1 altpll_component auto_generated pll1 clk[0]: 91.03 MHz u3 altpll_0 sd1 pll7 clk[0]: 102.61 MHz u3 altpll_0 sd1 pll7 clk[2]: 111.33 MHz MAX10_CLK2_50: 364.03 MHz MAX10_CLK1_50: 288.06 MHz
Logic Utilization	23%
Total registers	7300

Questions:

1. Is the control of the 10 LEDs implemented in hardware or in software? The control of the LEDs is implemented in software. We did invert the LEDs behavior by changing the software code. The hardware as it is can not control the LEDs as we commented out the LEDR assignment statement in Module 3.
2. Is the control of the 7-segment LEDs done by hardware or by software? The control of the 7-segment LEDs is done by hardware as there is an assignment statement outputting a counter to the 7-segment displays in the hardware design.
3. How much memory is required to run your Nios II program? Can you fit it into the onchip RAM if you redesign the onchip RAM block? to run the NIOS II program 24KB of memory are required. It is possible to fit it into onchip RAM if it is redesigned to be 32KB instead of 16KB for example.
4. Your Nios II processor is running at what clock speed? How much faster can it run in your MAX10 design? The NIOS II processor is running at 80MHz. The Fmax is 102.61 Mhz. Perhaps this can be improved by adding some timing constraints.

Conclusions:

A software application that runs on a NIOS II soft processor was created. We were able to control the Hardware behavior by Software. The NIOS II SBP for Eclipse is a powerful Software Development Environment for the NIOS II Soft Processor.

The Board Support Package can be configured by using the BSP Editor. The BSP Editor controls what drivers will be built into the Board Support Package

Graded 98/100.

Lessons Learned (What did you learn?):

I learned to set up and run the NIOS II SBP for Eclipse. I learned how to create a Software Application for a NIOS II Soft Processor. I learned how to use the NIOS II SBP for Eclipse as well as the BSP Editor. I learned how to run a Software Application into a NIOS II Soft Processor.

