











PCA9546A

SCPS148F - OCTOBER 2005-REVISED JUNE 2014

PCA9546A Low Voltage 4-Channel I²C and SMBus Switch with Reset Function

Features

- 1-of-4 Bidirectional Translating Switches
- I²C Bus and SMBus Compatible
- Active-Low Reset Input
- Three Address Pins, Allowing up to Eight PCA9546A Devices on the I²C Bus
- Channel Selection Via I²C Bus, in Any Combination
- Power-up With All Switch Channels Deselected
- Low R_{ON} Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power-up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5.5 V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD 78
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- **Factory Automation**
- Products With I²C Slave Address Conflicts (e.g. Multiple, Identical Temp Sensors)

3 Description

The PCA9546A is a quad bidirectional translating switch controlled via the I2C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active-low reset (RESET) input allows the PCA9546A to recover from a situation in which one of the downstream I²C buses is stuck in a low state. Pulling RESET low resets the I²C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage, which will be passed by the PCA9546A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5-V tolerant.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
PCA9546A	TSSOP (16)	5.00 mm x 4.40 mm		

For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Application Diagram






Table of Contents


1	Features 1		9.3 Feature Description	10
2	Applications 1		9.4 Device Functional Modes	10
3	Description 1		9.5 Programming	10
4	Simplified Application Diagram 1		9.6 Control Register	
5	Revision History2	10	Application and Implementation	
6	Pin Configuration and Functions3		10.1 Application Information	1
7	Specifications4		10.2 Typical Application	14
'	7.1 Absolute Maximum Ratings 4	11	Power Supply Recommendations	
	7.2 Handling Ratings 4		11.1 Power-On Reset Errata	
	7.3 Recommended Operating Conditions 4	12	Layout	
	7.4 Electrical Characteristics		12.1 Layout Guidelines	
	7.5 I ² C Interface Timing Requirements		12.2 Layout Example	19
	7.6 Switching Characteristics	13	Device and Documentation Support	19
	7.7 Interrupt and Reset Timing Requirements 6		13.1 Trademarks	19
8	Parameter Measurement Information		13.2 Electrostatic Discharge Caution	19
-			13.3 Glossary	19
9	Detailed Description 8 9.1 Overview 8	14	Mechanical, Packaging, and Orderable Information	19
	9.2 Functional Block Diagram9			

5 Revision History

Cł	nanges from Revision E (January 2008) to Revision F	age
•	Added RESET Errata section.	. 10
•	Added Power-On Reset Errata section	18



6 Pin Configuration and Functions



Pin Functions

PIN					
	NO).	DESCRIPTION		
NAME	D, DGV, DW, PW, AND RGY	RGV			
A0	1	15	Address input 0. Connect directly to V _{CC} or ground.		
A1	2	16	Address input 1. Connect directly to V _{CC} or ground.		
RESET	3	1	Active low reset input. Connect to $V_{DPUM}^{(1)}$ through a pull-up resistor, if not used.		
SD0	4	2	Serial data 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor.		
SC0	5	3	Serial clock 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor.		
SD1	6	4	Serial data 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor.		
SC1	7	5	Serial clock 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor.		
GND	8	6	Ground		
SD2	9	7	Serial data 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor.		
SC2	10	8	Serial clock 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor.		
SD3	11	9	Serial data 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor.		
SC3	12	10	Serial clock 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor.		
A2	13	11	Address input 2. Connect directly to V _{CC} or ground.		
SCL	14	12	Serial clock line. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor.		
SDA	15	13	Serial data line. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor.		
VCC	16	14	Supply power		

⁽¹⁾ V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the master I²C reference voltage while V_{DPU0} - V_{DPU3} are the slave channel reference voltages.



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage range		-0.5	7	V	
V_{I}	Input voltage range ⁽²⁾		-0.5	7	V	
I _I	Input current			±20	mA	
Io	Output current			±25	mA	
	Continuous current through V _{CC}			±100	mA	
	Continuous current through GND			±100	mA	
		D package		73		
		DGV package		120		
0	Package thermal impedance ⁽³⁾	DW package		57	0000	
θ_{JA}		PW package		108	°C/W	
		RGV package		51.38		
	RGY package			50		
P _{tot}	Total power dissipation			400	mW	
T _A	Operating free-air temperature range		-40	85	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge	-65	150	°C
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	
V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	5.5	V
V	Lligh level input voltage	SCL, SDA	$0.7 \times V_{CC}$	6	V
VIH	V _{IH} High-level input voltage	A2–A0, RESET	$0.7 \times V_{CC}$	V _{CC} + 0.5	V
V	Low lovel input veltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V
V _{IL}	Low-level input voltage	A2–A0, RESET	-0.5	$0.3 \times V_{CC}$	V
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

 ⁽²⁾ The input negative-voltage and output voltage ratings may be calculated.
 (3) The package thermal impedance is calculated in accordance with JESD 51-7. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



7.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETEI	₹	TEST COI	NDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{POR}	Power-on reset v	oltage ⁽²⁾	No load,	$V_I = V_{CC}$ or GND	V _{POR}		1.6	2.1	٧	
					5 V		3.6			
					4.5 V to 5.5 V	2.6		4.5		
	0. 7.1			100 4	3.3 V		1.9			
V_{pass}	Switch output vol	tage	$V_{SWin} = V_{CC}$	$I_{SWout} = -100 \mu A$	3 V to 3.6 V	1.6		2.8	V	
					2.5 V		1.5			
					2.3 V to 2.7 V	1.1		2		
	CCL CDA		V _{OL} = 0.4 V		2.3 V to 5.5 V	3	7		A	
l _{OL}	SCL, SDA		V _{OL} = 0.6 V		2.3 V 10 5.5 V	6	10		mA	
	SCL, SDA							±1		
I.	SC3-SC0, SD3-	SD0	$V_I = V_{CC}$ or GND		2.3 V to 5.5 V			±1	۸	
I _I	A2-A0		VI - VCC OI GIND		2.3 V 10 5.5 V			±1	μΑ	
	RESET							±1		
	Operating mode f	f _{SCL} = 100 kHz	$V_{I} = V_{CC}$ or GND,	I _O = 0	5.5 V		3	12	μΑ	
					3.6 V		3	11		
					2.7 V		3	10		
		Low inputs		I _O = 0	5.5 V		0.3	1		
I_{CC}			V _I = GND,		3.6 V		0.1	1		
	Standby mode				2.7 V		0.1	1		
	Starioby mode		$V_I = V_{CC},$ $I_O = 0$		5.5 V		0.3	1		
		High inputs $V_I =$		I _O = 0	3.6 V		0.1	1		
						2.7 V		0.1	1	
۸۱	Supply-current	SCI SDA	SCL or SDA input a Other inputs at V _{CC}	at 0.6 V, ; or GND			8	15		
ΔI _{CC}	change		SCL or SDA input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND		2.3 V to 5.5 V		8	15	μA	
0	A2-A0 RESET		V = V == CND		0.0.1/4- 5.5.1/		4.5	6	٠.	
C _i			$V_I = V_{CC}$ or GND		2.3 V to 5.5 V		4.5	5.5	pF	
C _{io(OFF)}	SCL, SDA		V = V or CND	Switch OFF	2.3 V to 5.5 V		15	19	pF	
(3)	SC3-SC0, SD3-SD0		$V_I = V_{CC}$ or GND, Swit	SWILLII OFF	2.3 V 10 3.3 V		6	8	þΓ	
			V _O = 0.4 V, I _O = 15 mA	4.5 V to 5.5 V	4	9	16			
R_{ON}	Switch on-state re	esistance		10 - 13 IIIA	3 V to 3.6 V	5	11	20	Ω	
			$V_{O} = 0.4 V$,	I _O = 10 mA	2.3 V to 2.7 V	7	16	45		

 ⁽¹⁾ All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}), T_A = 25°C.
 (2) The power-on reset circuit resets the I²C bus logic with V_{CC} < V_{POR}. V_{CC} must be lowered to 0.2 V to reset the device.
 (3) C_{io(ON)} depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.



7.5 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		· · · · · · · · · · · · · · · · · · ·	STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency		0	100	0	400	kHz
t _{sch}	I ² C clock high time		4		0.6		μs
t _{scl}	I ² C clock low time		4.7		1.3		μs
t _{sp}	I ² C spike time			50		50	ns
t _{sds}	I ² C serial-data setup time		250		100		ns
t _{sdh}	I ² C serial-data hold time		0 ⁽¹⁾		0 ⁽¹⁾		μs
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽²⁾	300	ns
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽²⁾	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	20 + 0.1C _b ⁽²⁾	300	ns
t _{buf}	I ² C bus free time between stop and	d start	4.7		1.3		μs
t _{sts}	I ² C start or repeated start condition	n setup	4.7		0.6		μs
t _{sth}	I ² C start or repeated start condition	n hold	4		0.6		μs
t _{sps}	I ² C stop condition setup		4		0.6		μs
t _{vdL(Data)}	Valid-data time (high to low) ⁽³⁾	SCL low to SDA output low valid		1		1	μs
t _{vdH(Data)}	Valid-data time (low to high) ⁽³⁾	SCL low to SDA output high valid		0.6		0.6	μs
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C _b	I ² C bus capacitive load			400		400	pF

⁽¹⁾ A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH} min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

7.6 Switching Characteristics

over recommended operating free-air temperature range, $C_L \le 100 \text{ pF}$ (unless otherwise noted) (see Figure 1)

	PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
. (1) Propagation delay time	R_{ON} = 20 Ω , C_L = 15 pF	SDA or SCL	SDn or SCn	0.3	20
Lpd ,	Propagation delay time	R_{ON} = 20 Ω , C_L = 50 pF	SDA 01 SCL	3011 01 3011	1	ns

⁽¹⁾ The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

7.7 Interrupt and Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t_{WL}	Pulse duration, RESET low	6		ns
t _{rst} (1)	RESET time (SDA clear)		500	ns
t _{REC(STA)}	Recovery time from RESET to start	0		ns

⁽¹⁾ t_{rst} is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.

Submit Documentation Feedback


Copyright © 2005–2014, Texas Instruments Incorporated

⁽²⁾ C_b = total bus capacitance of one bus line in pF


⁽³⁾ Data taken using a 1-kΩ pull-up resistor and 50-pF load (see Figure 1)




8 Parameter Measurement Information



I²C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I ² C address + R/₩
2	Control register data



VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_i/t_f \leq$ 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 1. I²C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



Parameter Measurement Information (continued)




Figure 2. Reset Timing

9 Detailed Description

9.1 Overview

The PCA9546A is a 4-channel, bidirectional translating I^2C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels.


The device offers an active-low $\overline{\text{RESET}}$ input which resets the state machine and allows the PCA9546A to recover should one of the downstream I²C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V_{CC}, also known as a power-on reset (POR). Both the $\overline{\text{RESET}}$ function and a POR will cause all channels to be deselected.

The connections of the I^2C data path are controlled by the same I^2C master device that is switched to communicate with multiple I^2C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The PCA9546A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



9.2 Functional Block Diagram





9.3 Feature Description

The PCA9546A is a 4-channel, bidirectional translating switch for I²C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The PCA9546A features I²C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I²C data flow. Depending on the application, voltage translation of the I²C bus can also be achieved using the PCA9546A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I²C bus enters a fault state, the PCA9546A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

9.4 Device Functional Modes

9.4.1 RESET Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the PCA9546A resets its registers and I^2C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

9.4.1.1 RESET Errata

If RESET voltage set higher than VCC, current will flow from RESET pin to VCC pin.

System Impact

VCC will be pulled above its regular voltage level

System Workaround

Design such that RESET voltage is same or lower than VCC

9.4.2 Power-On Reset

When power is applied to V_{CC} , an internal power-on reset holds the PCA9546A in a reset condition until V_{CC} has reached V_{POR} . At this point, the reset condition is released, and the PCA9546A registers and I^2C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{POR} to reset the device.

Refer to the Power-On Reset Errata section.

9.5 Programming

9.5.1 I²C Interface

The I²C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 3).




Figure 3. Bit Transfer

10



Programming (continued)

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 4).




Figure 4. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 5).




Figure 5. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 6). Setup and hold times must be taken into account.

Copyright © 2005-2014, Texas Instruments Incorporated



Programming (continued)




Figure 6. Acknowledgment on the I²C Bus

Data is transmitted to the PCA9546A control register using the write mode shown in Figure 7.




Figure 7. Write Control Register

Data is read from the PCA9546A control register using the read mode shown in Figure 8.




Figure 8. Read Control Register

Product Folder Links: PCA9546A



9.6 Control Register

9.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the PCA9546A is shown in Figure 9. To conserve power, no internal pull-up resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.




Figure 9. PCA9546A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

9.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the PCA9546A, which is stored in the control register (see Figure 10). If multiple bytes are received by the PCA9546A, it will save the last byte received. This register can be written and read via the I²C bus.




Figure 10. Control Register

9.6.3 Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). This register is written after the PCA9546A has been addressed. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur right after the acknowledge cycle.

Copyright © 2005-2014, Texas Instruments Incorporated



Control Register (continued)

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)⁽¹⁾

В7	В6	B5	B4	В3	B2	B1	В0	COMMAND
Х	X	X	X	X	X	Х	0	Channel 0 disabled
^	Α	^	^	^	Α	^	1	Channel 0 enabled
V	V	V	V	V	V	0	V	Channel 1 disabled
X	Х	X	X	X	Х	1	X	Channel 1 enabled
V	X	X	X	V	0	Х		Channel 2 disabled
X	Α	^	^	X	1	^	X	Channel 2 enabled
V	V	V	V	0	V	V	V	Channel 3 disabled
X	Х	X	X	1	Х	Х	X	Channel 3 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

⁽¹⁾ Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 and 2 are enabled. Care should be taken not to exceed the maximum bus capacity.

10 Application and Implementation

10.1 Application Information

Applications of the PCA9546A will contain an I^2C (or SMBus) master device and up to four I^2C slave devices. The downstream channels are ideally used to resolve I^2C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I^2C master can move on and read the next channel.

In an application where the I²C bus will contain many additional slave devices that do not result in I²C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See *Design Requirements* and *Detailed Design Procedure*).

10.2 Typical Application

A typical application of the PCA9546A will contain anywhere from 1 to 5 separate data pull-up voltages, V_{DPUX} , one for the master device (V_{DPUM}) and one for each of the selectable slave channels ($V_{DPU0} - V_{DPU3}$). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage, $V_{pass} = V_{DPUX}$. Once the maximum V_{pass} is known, V_{cc} can be selected easily using Figure 12. In an application where voltage translation is necessary, additional design requirements must be considered (See *Design Requirements*).

Figure 11 shows an application in which the PCA9546A can be used.



Typical Application (continued)




Figure 11. PCA9546A Typical Application Schematic



Typical Application (continued)

10.2.1 Design Requirements

The A0, A1, and A2 pins are hardware selectable to control the slave address of the PCA9546A. These pins may be tied directly to GND or V_{CC} in the application.

If multiple slave channels will be activated simultaneously in the application, then the total I_{OL} from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors, R_n .

The pass-gate transistors of the PCA9546A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I^2C bus to another.

Figure 12 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *Electrical Characteristics* section of this data sheet). In order for the PCA9546A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 12, $V_{pass(max)}$ is 2.7 V when the PCA9546A supply voltage is 4 V or lower, so the PCA9546A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 11).

10.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, R_p , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX} , $V_{OL,(max)}$, and I_{OL} :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b :


$$R_{p(\text{max})} = \frac{t_{r}}{0.8473 \times C_{b}}$$
(2)

The maximum bus capacitance for an I^2C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the PCA9546A, $C_{io(OFF)}$, the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

16



Typical Application (continued) 10.2.3 PCA9546A Application Curves






11 Power Supply Recommendations

The operating power-supply voltage range of the PCA9546A is 2.3 V to 5.5 V applied at the VCC pin. When the PCA9546A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I²C bus logic is initialized properly.

11.1 Power-On Reset Errata

A power-on reset condition can be missed if the VCC ramps are outside specification listed below.



System Impact

If ramp conditions are outside timing allowances above, POR condition can be missed, causing the device to lock up.

12 Layout

12.1 Layout Guidelines


For PCB layout of the PCA9546A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V_{DPUM} , V_{DPU0} , V_{DPU2} , and V_{DPU3} may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I²C bus capacitance added by PCB parasitics, data lines (SCn and SDn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).



12.2 Layout Example



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation

Copyright © 2005–2014, Texas Instruments Incorporated

PACKAGE OPTION ADDENDUM



24-Apr-2015

PACKAGING INFORMATION

Samples	PD546A	-40 to 85	Level-2-260C-1 YEAR	CU NIPDAU	Green (RoHS & no Sb/Br)	2500	16	RGV	VQFN	ACTIVE	PCA9546ARGVR
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	250	16	PW	TSSOP	ACTIVE	PCA9546APWTG4
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	250	16	PW	TSSOP	ACTIVE	PCA9546APWT
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	2000	16	PW	TSSOP	ACTIVE	PCA9546APWRG4
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	2000	16	PW	TSSOP	ACTIVE	PCA9546APWRE4
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	2000	16	PW	TSSOP	ACTIVE	PCA9546APWR
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	90	16	PW	TSSOP	ACTIVE	PCA9546APWG4
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	90	16	PW	TSSOP	ACTIVE	PCA9546APWE4
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	90	16	PW	TSSOP	ACTIVE	PCA9546APW
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	2000	16	DW	SOIC	ACTIVE	PCA9546ADWR
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	40	16	DW	SOIC	ACTIVE	PCA9546ADWG4
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	40	16	DW	SOIC	ACTIVE	PCA9546ADW
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	250	16	D	SOIC	ACTIVE	PCA9546ADT
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	2500	16	D	SOIC	ACTIVE	PCA9546ADR
Samples	PD546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	2000	16	DGV	TVSOP	ACTIVE	PCA9546ADGVR
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	40	16	D	SOIC	ACTIVE	PCA9546ADG4
Samples	PCA9546A	-40 to 85	Level-1-260C-UNLIM	CU NIPDAU	Green (RoHS & no Sb/Br)	40	16	D	SOIC	ACTIVE	PCA9546AD
Samples	Device Marking (4/5)	Op Temp (°C)	MSL Peak Temp	Lead/Ball Finish (6)	Eco Plan	Package Qty	Pins	e Package Drawing	Package Type Package Drawing	Status (1)	Orderable Device
,							!				

PACKAGE OPTION ADDENDUM



24-Apr-2015

Samples	PD546A	-40 to 85	Level-2-260C-1 YEAR	CU NIPDAU	RGY 16 3000 Green (RoHS & no Sb/Br)	3000	16	RGY	VQFN	ACTIVE	PCA9546ARGYR
Samples	PD546A	-40 to 85	Level-2-260C-1 YEAR	CU NIPDAU	RGV 16 2500 Green (RoHS & no Sb/Br)	2500	16	RGV	ACTIVE VQFN	ACTIVE	PCA9546ARGVRG4
Samples	Device Marking (4/5)	Op Temp (°C)	MSL Peak Temp Op Temp (°C)	Lead/Ball Finish	Eco Plan	Package Qty	e Pins g	Packago Drawing	Package Type Package Pins Package Drawing Qty	Status	Orderable Device

⁽¹⁾ The marketing status values are defined as follows:

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

information and additional product content details. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

of the previous line and the two combined represent the entire Device Marking for that device (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

24-Apr-2015



Addendum-Page 3




PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9546ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9546ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
PCA9546ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
PCA9546APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9546APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9546ARGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
PCA9546ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9546ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
PCA9546ADR	SOIC	D	16	2500	333.2	345.9	28.6
PCA9546ADWR	SOIC	DW	16	2000	367.0	367.0	38.0
PCA9546APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
PCA9546APWT	TSSOP	PW	16	250	367.0	367.0	35.0
PCA9546ARGVR	VQFN	RGV	16	2500	367.0	367.0	35.0
PCA9546ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

 E. Reference JEDEC MS—012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G16)


PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout.

 These documents are available at www.ti.com www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGV (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206351-2/L 05/13

NOTE: All linear dimensions are in millimeters



RGV (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


- This drawing is subject to change without notice.

 Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

www.ti.com/automotive Audio www.ti.com/audio Automotive and Transportation Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical www.ti.com/security Logic logic.ti.com Security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity