CD4001BM/CD4001BC CD4011BM/CD4011BC

Quad

2-Input NOR Buffered B Series Gate
2-Input NAND Buffered B Series Gate

CD4001BM/CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM/CD4011BC Quad 2-Input NAND Buffered B Series Gate

General Description


These quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.


All inputs are protected against static discharge with diodes to $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize SS}}.$


Features


- Low power TTL Fan out of 2 driving 74L compatibility or 1 driving 74LS
- 5V-10V-15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 µA at 15V over full temperature range

Schematic Diagrams









*All inputs protected by standard CMOS protection circuit.

CMOS protection circuit.

Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin

 $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{DD}} + 0.5 \mbox{V}$

Power Dissipation (PD)

Dual-In-Line Small Outline 700 mW 500 mW

 V_{DD} Range

 $-0.5 V_{DC}$ to $+18 V_{DC}$

Storage Temperature (T_S)

-65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds)

260°C

Operating Conditions

Operating Range (V_{DD}) Operating Temperature Range

CD4001BM, CD4011BM CD4001BC, CD4011BC

3 V_{DC} to 15 V_{DC}


-55°C to +125°C -40°C to +85°C

DC Electrical Characteristics CD4001BM, CD4011BM (Note 2)


Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 125°C		Units
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Jinis
I _{DD}	Quiescent Device Current	$\begin{aligned} &V_{DD} = 5\text{V}, V_{IN} = V_{DD} \text{ or } V_{SS} \\ &V_{DD} = 10\text{V}, V_{IN} = V_{DD} \text{ or } V_{SS} \\ &V_{DD} = 15\text{V}, V_{IN} = V_{DD} \text{ or } V_{SS} \end{aligned}$		0.25 0.50 1.0		0.004 0.005 0.006	0.25 0.50 1.0		7.5 15 30	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} I_{O} < 1 \ \mu A $		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
V _{OH}	High Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} I_O < 1 \; \mu A $	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V
V _{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_{O} = 4.5V$ $V_{DD} = 10V, V_{O} = 9.0V$ $V_{DD} = 15V, V_{O} = 13.5V$		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V V
V _{IH}	High Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V$ $V_{DD} = 10V, V_{O} = 1.0V$ $V_{DD} = 15V, V_{O} = 1.5V$	3.5 7.0 11.0		3.5 7.0 11.0	3 6 9		3.5 7.0 11.0		V V
l _{OL}	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
ГОН	High Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.10 0.10		-10^{-5} 10^{-5}	-0.10 0.10		-1.0 1.0	μA μA

Connection Diagrams

CD4001BC/CD4001BM **Dual-In-Line Package**



CD4011BC/CD4011BM **Dual-In-Line Package**



Top View

Order Number CD4001B or CD4011B

DC Electrical Characteristics CD4001BC, CD4011BC (Note 2)

Symbol	Symbol Parameter	Conditions	-4	−40°C		+ 25°C			+85°C	
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	#A μA μA V V V V V
I _{DD}	Quiescent Device Current	$\begin{aligned} & V_{DD} = 5\text{V}, V_{IN} = V_{DD} \text{or} V_{SS} \\ & V_{DD} = 10\text{V}, V_{IN} = V_{DD} \text{or} V_{SS} \\ & V_{DD} = 15\text{V}, V_{IN} = V_{DD} \text{or} V_{SS} \end{aligned}$		1 2 4		0.004 0.005 0.006	1 2 4		7.5 15 30	μA
V _{OL}	Low Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} I_{O} < 1 \ \mu A $		0.05 0.05 0.05		0 0	0.05 0.05 0.05		0.05 0.05 0.05	V
V _{OH}	High Level Output Voltage	$ \begin{vmatrix} V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \end{vmatrix} \ I_{O} < 1 \ \mu A $	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		-
V _{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_{O} = 4.5V$ $V_{DD} = 10V, V_{O} = 9.0V$ $V_{DD} = 15V, V_{O} = 13.5V$		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V$ $V_{DD} = 10V, V_{O} = 1.0V$ $V_{DD} = 15V, V_{O} = 1.5V$	3.5 7.0 11.0		3.5 7.0 11.0	3 6 9		3.5 7.0 11.0		V V V
l _{OL}	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
I _{OH}	High Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.30 0.30		-10 ⁻⁵	-0.30 0.30		-1.0 1.0	μA μA

 $\begin{tabular}{lll} \textbf{AC Electrical Characteristics}^* & CD4001BC, CD4001BM \\ T_A = 25^\circ\text{C}, & Input t_f; t_f = 20 \text{ ns. } C_L = 50 \text{ pF}, R_L = 200k. Typical temperature coefficient is } 0.3\%/^\circ\text{C}. \\ \end{tabular}$

Symbol	Parameter	Conditions	Тур	Max	Units
t _{PHL}	Propagation Delay Time,	$V_{DD} = 5V$	120	250	ns
	High-to-Low Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	ns
t _{PLH}	Propagation Delay Time,	$V_{DD} = 5V$	110	250	ns
	Low-to-High Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$	90	200	ns
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	ns
C _{IN}	Average Input Capacitance	Any Input	5	7.5	pF
C _{PD}	Power Dissipation Capacity	Any Gate	14		pF

^{*}AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to $V_{\mbox{\footnotesize{SS}}}$ unless otherwise specified.


Note 3: I_{OL} and I_{OH} are tested one output at a time.


AC Electrical Characteristics* CD4011BC, CD4011BM $T_A=25^{\circ}\text{C}$, Input t_f : $t_f=20$ ns. $C_L=50$ pF, $R_L=200$ k. Typical Temperature Coefficient is 0.3%/°C.

Symbol	Parameter	Conditions	Тур	Max	Units
t _{PHL}	Propagation Delay,	$V_{DD} = 5V$	120	250	ns
	High-to-Low Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	ns
t _{PLH}	Propagation Delay,	$V_{DD} = 5V$	85	250	ns
	Low-to-High Level	$V_{DD} = 10V$	40	100	ns
		$V_{DD} = 15V$	30	70	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$	90	200	ns
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	ns
C _{IN}	Average Input Capacitance	Any Input	5	7.5	pF
C _{PD}	Power Dissipation Capacity	Any Gate	14		pF


^{*}AC Parameters are guaranteed by DC correlated testing.


Typical Performance Characteristics






Physical Dimensions inches (millimeters)





Ceramic Dual-In-Line Package (J) Order Number CD4001BMJ, CD4001BCJ, CD40011BMJ or CD4011BCJ NS Package Number J14A



Molded Dual-In-Line Package (N) Order Number CD4001BMN, CD4001BCN, CD4011BMN or CD4011BCN NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 3 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor**

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408