EE2361-Lecture 16 10/14/16

> Mew HW 3 -Return Exam 1 - Monday

Interrupts
Some more interrupts —

An interrupt is a hardware event that send execution to the interrupt vector (IVT)

PICZH - each periphersel interruph has a flag bit, enable bit, priority

An intercupt occurs at any time! => you ned to save context Context is the registers which will allow the resumption of the code you were executing when the interrupt occurred Why save context?

	Sub wo, w, wo brane N, torget	Intorrupt ocurs
next:		here

What is the context saved when an interrupt occurs?

Saved by hardware (onto the stock)

The current PC (velum address)

Sow byte of the Status inequister

OV, N, C, Z and IPLK2:0>

=> same IPL3 (corcon(3))
These are restored with the RETFIE

· Sterek for interrupt ORETFIE How long Joes His take => Maydes (for the PICZAF devices o details

What about priorites? 16 priority levels · levels 9-15 are Trops one trap for each priority level there are hardwined · levels 0-7 are for peripherals you can change these

When an interrupt occurs the priority level of the interrupt is indualed by IPL3, IPL(2:0> Only interrupts with a priority level greater than this are achmonorledge 2 An intercuph with priority o is essentially disabled The your set this to 7 (set the IPLL 2:07 bits, you disable all peripheral interaupts IPIS com be clowed but not

NSTDIS bit which wou he set to course intorrupts mot to be vested (in Iniconxis>)

Instruction DISI which com disable intorupts at priority level 707 r less for up to 16334 cycles Two types of treps PIC24F Oscillation Paulue Address Error Horal Traps Soft Traps Stach Euroe & arithmetice excuz

J' sæthe family reference guide

Return to the timer excemple and book at the software The hardwaren saver some vegisters automatically Software saves the rest of the contex!

Example