Memory Organization


For the PIC24FJ64GA002 there are two memories

- · Bytes of Program Memory 64k (Flash)
- · Bytes of Date Memory 8k (SRAM)

Note that $64k = 64 \times 2^{10} = 65,536$ bytes and $8k = 8 \times 2^{10} = 8,192$ bytes

Since there is separate memories for program and data this is a Harvard architecture

Thus



Note that each instruction passed to the CPV from program memory is 24 bits (3 bytes) while date passed from the date memory is 16 bits (2 bytes)

Next, discuss both memories

Memory is almost universally described in terms of 8-bil bytes. For the PIC24 (and dsPIC) devices a word is a 16-bil word conisting of 2, 8. bit by Tes 67 66 65 b4 b3 b2 b, b0 8-bits 1 word 16-61E byte byte (2 bytes) most sprificent least significant byte byte Instructions are 24-bits in size and regive 3-bytes, most significant word reast significant word 31 2423 instruction width "Phoentorn" byTe (0000000) (2M-b, I instruction) However we view the upper byte as the least signicion byte of a 32-bit or two word instrolion except for 12 Program memory then viewed as consisting of 2 word locations The least significant word CLSW) is always at an <u>even address</u> The most significant word (MSW) is always at an odd address read as 0 instruction ZA 23 0x0000 0 x 0005 0 v 0003 0x0002 0x0004 0x0005 0x0006 0x0007 Coven 000 andrew) addreu ' MSW Indualing WEDVOSADA Memoy address are word aligned, That is every address in memory points to a 16-bit word How many instructions can PIC24FJ64GA002 have?

13

One of the important registers in the processor is the program counter (PC), hocations in Program Memory are pointed to by the value in the program counter. The 2m-bit walve at that memory location is copied into the instruction register where it is decoded.

	v •				
	Instr. 1	0x000202			
-	instr2	0x000204			
	instr3	0 x 0 x 0 x 0 x 0 x 0 x 0 x 0 x 0 x 0 x			
	prteni				
0x000204	F.	instr2			
Program Counter	0	Instruction Register			
. 0	•	•			

The program counter has 23 bits, since instructions will lie at even addresses the rightmost bit in this register is 0

program counter

The value in the PC is incremented by 2 each instruction eycle except for jumps and branchs which may replace the entire value.

14.

The PICAN family of devices com address a total of

 $2^{23}/2 = 2^{22} = 2 \cdot 2^{20} = 4M$

Instructions, However no devices actually implement that amount of planh memory. Moreover, some memory regions are reserved for other purposed.

For the PIC24FJ64GAXXX devices access is limited to the lower half of the memory address space. Moreover in this space locations are reserved for the reset vector, interrept vectors, and flash couliguration would.

This is shown in the figure. (figure 4-1 in the datasheet)

> NOT THAT ONLY A SMALL PART OF THE MEMORY ADDRESS SPACE CAN STORE YOUR PROGRAM Code

Program memory is flash E PROM and nonvotile

PIC24FJ64GA004 FAMILY

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24FJ64GA004 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of ${\tt TBLRD/TBLWT}$ operations which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ64GA004 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ64GA004 FAMILY DEVICES

	PIC24FJ16GA		PIC24FJ32GA		PIC24FJ48GA		PIC24FJ64GA	
- [GOTO Instruction	٠. ٢	GOTO Instruction		GOTO Instruction	[GOTO Instruction	0000
Ì	Reset Address		Reset Address		Reset Address	[Reset Address	0000
	Interrupt Vector Table		Interrupt Vector Table		Interrupt Vector Table	ı	Interrupt Vector Table	1
ł	Reserved		Reserved		Reserved	Ì	Reserved	0000
	Alternate Vector Table		Alternate Vector Table		Alternate Vector Table		Alternate Vector Table	0001 0001
	User Flash Program Memory (5.5K instructions)							0002
- 1	Flash Config Words							002B
	7 Justi Cornig Worlds		User Flash			1		0020
		1 .	Program Memory (11K Instructions)	:	User Flash			
			(1117 mandonoma)		Program Memory		ere dell'i Leon dell'	
					(16K instructions)		User Flash Program Memory	
							(22K instructions)	
			Flash Config Words					0057 0058
	·							
					Flash Config Words			0083
					:			0084
	;				i.	1 1	Flash Config Words	00AE
	Unimplemented		Unimplemented				7 Iday Comig Troids	00AC
	Read '0'		Read 'ℑ'		Unimplemented			John
					Read '0'		Unimplemented	
		:					Read '0'	:
							:	
						•		7FFF
							4	8000
				1 :				
	Reserved	1	Reserved		Reserved		Reserved	
				1				
		1 1	11	:				
								l
				1 :.		1		F7FF F800
	Device Config Registers		Device Config Registers		Device Config Registers		Device Config Registers	F800
		1		1		l		F800
					:	1:		
				1 :	1			
	Reserved		Reserved	1	Reserved		Reserved	1
1		1 : "						
		1	1. 1. 1. 1.				d	1 :
						1		FEFF
	DEVID (2)		DEVID (2)		DEVID (2)	1	DEVID (2)	FF00
Y.		J	L.,	J		1	L	FFFF

PIC24FJ64GA004 FAMILY

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables (IVT), located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the Interrupt Vector Tables is provided in **Section 7.1** "Interrupt **Vector Table**".

4.1.3 FLASH CONFIGURATION WORDS


In PIC24FJ64GA004 family devices, the top two words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ64GA004 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 24.1 "Configuration Bits".

TABLE 4-1: FLASH CONFIGURATION
WORDS FOR PIC24FJ64GA004
FAMILY DEVICES

Device	Program Memory (K words)	Configuration Word Addresses		
PIC24FJ16GA	5.5	002BFCh: 002BFEh		
PIC24FJ32GA	11	0057FCh: 0057FEh		
PIC24FJ48GA	16	0083FCh: 0083FEh		
PIC24FJ64GA	22	00ABFCh: 00ABFEh		





· Data RAM

The 8t bytes of data RAM Occupy 0x0800 to 0x27FF

· Program Space Visibility Avea

The PSV is a "window" which allows a region in the program memory to be accessed in the date memory space. This is entire upper half of the date address space ox 8000 to 0x FFFF

Note that the Near Data Space is the region which only requires 13-bits to address, the upper limit is $2^{13}-1=0 \times FFFF$.

Note also that the region from 0x2800 to 0x7FFF, 22,528 pytes, is unimplemented

Figure 4-3 in data sheet illustrates data memory.

Date Memory is implemented with SRAM and is volitable (no power => modates) 17

PIC24FJ64GA004 FAMILY

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.


All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility").

PIC24FJ64GA004 family devices implement a total of 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.


FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FJ64GA004 FAMILY DEVICES⁽¹⁾



Endianess

The PICAN stores 16-bit or 32-bit Natures in the order least significant bite to most significant byte in increasing address locations.

So if we have the Nalve 0x1234 corresponding to the unsigned integer 4660 it would be stored as



1 byte

This is reffered to as Ottle-endlain byte ordering. An atternative is big-endlain which starts with the MSB and reverses. The byte ording,

There is no inherent advantage to either ording and is the choice of the circle iteh

18

Instructions

After the 24-bit instruction has been fetched from program memory and placed in the instruction register it is decoded

ALL THE INFORMATION NEEDED TO EXECUTE THE INSTRUCTION IS CONTAINED IN THE INSTRUCTION

The instructions in machine language are in binary code, a collection of 1s and 0s, although these are commonly written using hex notation for readability

IT IS DIFFICULT, JEDIOUS, AND ERROR-PRONE, TO PROGRAM DIRECTLY USING MACHINE CODE.

Assambly language replaces the tedioins binary cooling of directly using machine code. It does this by replacing the bit patterns of machine code with more understandable mnemonics.

Assembly instructions typically have a one-to-one relationship with machine instructions.
Assembly language, like machine language, is machine specific. To understand what as machine instruction, based on the binary or now representation does, requires referencing documentation for the corresponding processor, However, the mnemonic representation used with assembly instructions usually "hints" at the operation

Data Transfer

One of the most common forms of operation is a micro controller is moving data from on location to another.

Consider a smiple excurple of moving the contents of register W3 to W5,

We assume both registers contain

Microchip, 16-bit MCU and DSC Programmer's
Reference Manual (ds701874, 2011)

and this will overwrite the contents of W3 with those of W3. before after W2 0x1234 Ox 1234 WZ W3 0 x5678 0x5678 W3 WH OXPABC W4 0 ×9ABC W5 0x5678; WS OXDEFO Note that this operation moved the entire 16-bit word in W3 to W5. This is the default, more specifically this instruction can be written mov, w W3, w 5 where the .w appended to the mov indicates this instruction operates on a word. The move instruction also has a byte mode, Consider the same initial values in W3.

mov.b W3, W5

will move the lsb from W3 to W5

	<u> </u>		
WZ	0x1234	W2	0x1234
W3	0.5678	W3	0×5678
WA	Ox9ABC	WH	O×9ABC
WS	OXDEFO	WS	OxDE78
	The second section of the second second section of the second second second second second second second second		
	*** * *** * * * * * * * * * * * * * *	programme and the state of the	

The machine code corresponding to the furst example, mor w3, ws is the following

0111 1000 0000 0010 1000 0011 or m hex 0×780283

It's not at all obvious what this does with reference to the Programmers Reference Manual (15701575)

From the entry for mor the encoding is 01111: -> opcode - off set register Wb WWWW B -> select "O" for word, "I" for byte hnh - desimation Address mode dddd -> destination register 999 - source Address mode ssss -> soure register FOR OUR MSTRUCTION; 0111,1000,000 0010 1000,0011 01111 -> mou instruction -- (register direct) no offset 0000 000 - move word 000 - régister direction régister 0101 -> WS is destination régister (3)000 - register direct 0011 -> W3 is source register addressing mode encodings are on p.95, table 5-2 of Js701574

23

()

Section 5. Instruction Descriptions

Example 2: MOV W11, [W1-0x400] ; store W11 to [W1-0x400] ; (Word mode)

Before After Instruction Instruction 1000 W1 1000 W₁ W11 8813 W11 8813 Data 0C00 FFEA Data 0C00 8813 0000 SR 0000 SR

MOV

Move Ws to Wd

Implemented in:	PIC24F	PIC24H	PIC24E	dsPIC30F	dsPIC33F	dsPIC33E
	Х	X	Х	X	Х	X

Syntax:

{label:}

MOV{.B} Ws,

Wd

[Wd]

[Ws++], [Wd++]

[Ws--],

[Wd--]

[--Ws],

[Ws],

[--Wd]

hddd

dggg

ssss

[++Ws], [++Wd]

[Ws + Wb], [Wd + Wb]

Operands:

Ws ∈ [W0 ... W15]

Wb ∈ [W0 ... W15]

Wd ∈ [W0 ... W15]

Operation:

(Ws) →Wd

0111

Status Affected:

None

Encoding: Description:

Move the contents of the source register into the destination register.

Either register direct or indirect addressing may be used for Ws and Wd.

The 'w' bits define the offset register Wb.

1www

The 'B' bit selects byte or word operation ('0' for word, '1' for byte).

wBhh

The 'h' bits select the destination Address mode.

The 'd' bits select the destination register.

The 'g' bits select the source Address mode.

The 's' bits select the source register.

- Note 1: The extension .B in the instruction denotes a byte move rather than a word move. You may use a .W extension to denote a word move, but it is not required.
 - 2: When Register Offset Addressing mode is used for both the source and destination, the offset must be the same because the 'w' encoding bits are shared by Ws and Wd.
 - 3: The instruction "PUSH Ws" translates to MOV Ws, [W15++].
 - 4: The instruction "POP Wd" translates to MOV [--W15], Wd.

5

Instruction Descriptions

MOV.B

Move 8-bit Literal to Wnd

Implemented in:	PIC24F	PIC24H	PIC24E	dsPIC30F	dsPIC33F	dsPIC33E
	Х	Х	Х	Х	X	X

Syntax:

{label:}

MOV.B

#lit8,

Wnd

Operands:

 $lit8 \in \left[0 \dots 255\right]$

Wnd ∈ [W0 ... W15]

Operation:

lit8 →Wnd

Status Affected:

None

Encoding:

1011 0011 1100 kkkk kkkk dddd

Description:

The unsigned 8-bit literal 'k' is loaded into the lower byte of Wnd. The upper byte of Wnd is not changed. Register direct addressing must be

used for Wnd.

The 'k' bits specify the value of the literal.

The 'd' bits select the address of the working register.

This instruction operates in Byte mode and the .B extension

must be provided.

Words:

1

Cycles:

1

Example 1:

MOV.B

; load W5 with #0x17 (Byte mode)

Before

After

Instruction

Instruction

7899 W5 SR 0000

7817 W5 0000

Example 2:

MOV.B #0xFE, W9 ; load W9 with #0xFE (Byte mode)

Before

After

Instruction

Instruction

W9 AB23 0000 SR

ABFE W9 0000 SR