

EE2361 - Lecture 38  
12/9/16

Last Time - Low-Power

2 references

AN1416  $\Rightarrow$  Low-Power Design  
Guide

PIC24F  $\Rightarrow$  FRM, section 10  
Power Saving Features

# Power Saving Features in PIC24F devices

These include

- Clock Manipulation
- Instruction Based Power Saving
- Hardware based Doze Mode
- Selective Peripheral Control

⇒ discussed PIC24F FRM section 10

# Clock Manipulation

clock speed is roughly proportional to dynamic power consumption.

For most  $\mu C$  you can

- Change Clock Speed
- Use multiple clock sources

Ref: is section 6 of PIC24F FRM

# Instruction Based Power-Saving Modes

(All microchip 16-bit devices support these modes)

- Sleep Mode

CPU, System Clock, any peripherals that use the system clock are disabled  
This is the lowest-power mode

- Idle Mode

CPU is disabled, but not the system clock or peripherals that depend on it

There is an instruction that puts uC  
in these modes

### Format

PCWRSAR  $\ll 0$  ; enter sleep mode

or  
PCWRSAR  $\ll 1$  ; enter idle  
mode

These are assembly instructions which is  
documented in the 16-bit Programmer's Ref Manual

you wake-up (excl sleep or idle  
modes)

with

- an enabled interrupt
  - a WDT fire-out
  - a device reset
-

## Doge Mode

- ⇒ Peripheral continues to operate at normal speed.
- ⇒ However the CPU is slowed.

In doge mode these two clock sources are synchronized so we can continue to access the SFRs

# Selective Peripheral Control

- Bit 15 in the control registers are the enable (on/off) bit
- Bit 13 is a selective disable bit, disable the peripheral in idle mode
- ~~Peripherals~~ Peripheral Module Disable bit in the PMP register