Instructions

The operations done by a processor are controlled by a pequence of instruction. This sequence of instructions determines what operation the processor performs and even what instruction to execute mext.

Instructions, like date, are binary words. In the PICAH instructions are 24-bits in size! For the device we use in lab there are 76 base instructions

The PICAN uses 16-bit date, which is why it is considered a 16-bit device)

PIC24 instructions are classed as2

move instructions compare/skip and compare brance,
math " program flow "
logic " "showlow/stach"
votate/shift " control"
bit "

216-bit MCV and DSC Programmers Reference Manuel, sec3, 2 with the exception of CALL, DO, 2nd GOTO which reguire 32-bits An a stored program machine. The program - a sequence of instructions is stored in memory. There are two ways to organize memory

A Horvord architecture stores the data and instruction, in separate memories

A von Neuman cuch teture store datae and instrictions in the same memory

In a stored program marchine the most

fetch, de code, and execute

of instructions. This determines what operation is to be performed,

All the information needed for the machine to perform an aperation is contained in the instruction for that aperation

At the heart of all this is the idea of an instruction set is the idea of an instruction set architecture (ISA) The ISA is the complete specifications and the under laying computer hardware,

> "The ISA is an abstraction that describes the interferce between hardware and low-level software"

> > - Patterson & Hennessy '

The ISA well specify

- · The set of instructions
- · data Types
- · enddressing modes · address sparee

We next take a look at the PIC24 sperficially the PIC24FJ64A002 which is used in lab

David Patterson and John Hennessey, Computer Organization and Design, (Morgan Kaufmann, 2012)

Microcontroller History (is there a reference for this) Background · Modern (Electronic) computers have origins in machines buth by Konnaw Zuse (23) Marchly & Eckert (ENIAC) Arten (Mark I) · Subsequent Development and connercelization · EDVAC (concept) · UNIVAC (commercial) " Tube, transistor, IC -> Technology 15 to replace logic Intel 4004, 8030 and 6800 MICROPIOCENOS - faster, expensivo Microcontroller - Smaller, cheaper · Other stuff - FPGAS etc

 $\bigcap_{i \in I} f_i$

7a

Microchip Microcontrollers Well C24 FDEHAOOL MICROCONTROLLERS

()

Most modern PIC microcontrollers have their origins in the 3-bit PIC1650, a 3mall NMOS microcontroller developed by General Instruments Microelectronics division. The Maicro electronics division was bought by a group of venture controlists in 1989 and became Microchip

Miveochip current les has 3 main classes of mivrocontrollers

· 8-b, 2 (data size)

PICIO, PICIZ, PICIE, PICIS

· 16-bit PIC24 and JsPIC

, 32-bil Ple32

generally. The number with PIC represents the instruction 3138

LecTure 3, Embedded Systems: Micro controller System Design, (EE4341, 2013) 76

The PICAMF164,CA002 Microcontroller

The PIC24 and the dsPIC families of devices comprise Microchips 16-bit micro controllers. Microchip describes the PIC24 as an MCU (microcontroller Unit) and dsPIC as a DSC Cdigital signal controller)

Both faintier share a common architecture and instruction set. The dsPIC devices however contain additional hardware and instructions to facilitate "munker crunching"

The PICAN Jainly has 3 main cotagoices,

- · PIC24F lower speed/lower power 3,3V
- · PIC24H forst high speed to HOMIPS 3.8V
- · PIC24E latest high speed to 70 MIPS 3.8V

For dsPIC

· dsP1C30

5.01

· dspk33F & dsplc33E

3.3V



PIC24FJ64GA004 FAMILY

28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

High-Performance CPU

- [] Modified Harvard Architecture
- [] Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 4x PLL Option and Multiple Divide Options
- □ 17-Bit by 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider
- ☐ 16-Bit x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture:
 - 76 base instructions
 - Flexible addressing modes
- Two Address Generation Units (AGUs) for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features

- [] Operating Voltage Range of 2.0V to 3.6V
- [] 5.5V Tolerant Input (digital pins only)
- [] High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- ☐ Flash Program Memory:
 - 10,000 erase/write
 - 20-year data retention minimum
- Power Management modes:
 - Sleep, Idle, Doze and Alternate Clock modes
 - Operating current 650 NA/MIPS, typical at 2.0V
 - Sleep current: 150 nA, typical at 2.0V
- ☐ Fail-Safe Clock Monitor (FSCM) Operation:
 - Detects clock failure and switches to on-chip, low-power RC oscillator
- On-Chip, 2.5V Regulator with Tracking mode
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- [] Flexible Watchdog Timer (WDT) with On-Chip, Low-Power RC Oscillator for Reliable Operation
- □ In-Circuit Serial Programming¹™ (ICSP¹™) and In-Circuit Debug (ICD) via 2 Pins

Analog Features

- ∏ 10-Bit, up to 13-Channel Analog-to-Digital Converter:
 - 500 ksps conversion rate
 - Conversion available during Sleep and Idle
- Dual Analog Comparators with Programmable Input/Output Configuration

Peripheral Features

- □ Peripheral Pin Select (PPS):
 - Allows independent I/O mapping of many peripherals
 - Up to 26 available pins (44-pin devices)
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
- [] 8-Bit Parallel Master/Slave Port (PMP/PSP):
 - Up to 16-bit multiplexed addressing, with up to 11 dedicated address pins on 44-pin devices
 - Programmable polarity on control lines
- ☐ Hardware Real-Time Clock/Calendar (RTCC):
 - Provides clock, calendar and alarm functions
- ☐ Programmable Cyclic Redundancy Check (CRC)
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- [] Two I²C™ modules Support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- [] Two UART modules:
 - Supports RS-485, RS-232, and LIN/J 2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Start bit
 - Auto-Baud Detect
 - 4-level deep FIFO buffer
- П Five 16-Bit Timers/Counters with Programmable Prescaler
- [] Five 16-Bit Capture Inputs
- [] Five 16-Bit Compare/PWM Outputs
- [] Configurable Open-Drain Outputs on Digital I/O Pins
- ☐ Up to 3 External Interrupt Sources

				Remappable Peripherals						* :		ت		
Device	Pins	Program Memory (bytes)	SRAM (bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ IrDA®	ldS	I ² CTM	10-Bit A/D (ch)	Comparators	dSd/dWd	JTAG
PIC24FJ 16GA002	28	16K	4K	16	5	5	5	2	2	2	10	2	Y	Υ
PIC24FJ 32GA002	28	32K	8K	16	5	5	5	2	2	2	10	2	Y	Y
PIC24FJ 48GA002	28	48K	8K	16	5	- 5	5	2	2	2	10	2	Y	Y
PIC24FJ 64GA002	28	64K	8K	16	5	5	5	2	2	2	10	2	Y	Υ
PIC24FJ 16GA004	44	16K	4K	26	5	5	5	2	2	2	13	2	Y	Y
PIC24FJ 32GA004	44	32K	8K	26	5	5	5	2	2	2	13	2	Y	Υ
PIC24FJ 48GA004	44	48K	8K	26	5	5	5	2	2	2	13	2	Υ	Y
PIC24FJ 64GA004	44	64K	8K	26	5	5	5	2	2	2	13	2	Υ	Y

CPU or Processor

Fig 1-1 outlines the PIC24F CPU core block diagram.

Two main parts of His are


The 16-bit W register array consists of 16 working registers which are mostly general purpose registers which hold date used in instructions.

The deta is processed by the 16-bit Ahv which used to implement many earthmetic operations such as add, sub, logic and operations, shift operation, etc.


Note that additional hardware such as the hardware multiplier and divide support are included to enhance there operation.

Much of the remainder of the block diagram esneured with accessing memory


PIC24FJ64GB004 FAMILY



PIC24FJ64GB004 FAMILY



Basically we have



Note that the data is all 16-bits

Figure 1-1 shows the overall overagement of the microcontroller

CPU - Instruction decode working registers and ALU

Memory - Program Memory (Instructions)
Date Memory Chata

I/O - PortA PortB, PortC

PorphoroeOs - Timers, RTCC, ADC, Compositers I2C, SPF, etc.

PIC24FJ64GB004 FAMILY

CPU CORE REGISTERS TABLE 3-1:

Register(s) Name	Description					
W0 through W15	Working Register Array					
PC	23-Bit Program Counter					
SR	ALU STATUS Register					
SPLIM	Stack Pointer Limit Value Register					
TBLPAG	Table Memory Page Address Register					
PSVPAG	Program Space Visibility Page Address Register					
RCOUNT	Repeat Loop Counter Register					
CORCON	CPU Control Register					



