Z80 is the sole SRAM address/write master. Pico injects instructions with SRAM reads inhibited. RESET_N directly joins Pico and Z80 at 3.3V.

MEMORY BOARD

CORE BOARD

PERIPHERAL BOARD

J1

USB-C 5V POWER BREAKOUT

D1

1N5819

#FLG01

PWR_FLAG

IC: onboard USB-C 5V breakout, not a regulator.
21.6 × 12.7 mm body; photo-scaled outline; dry-fit first.
Solder ALL six 2.54mm pins into 3.0mm carrier holes.
Pin 1 = VBUS (+5V), Pin 2 = GND, Pin 3 = GND.
Only VBUS → +5V and GND wired; other pads isolated.
No module screw holes; insulate/support underside.
Do not power from Pico 3V3 pin simultaneously.
J3 is auxiliary only; ONE supply at a time.
Keep 01 to Pico VSYS; never join Pico VBUS.

J3

EXTERNAL 5V

A28,A27,A26,A25,A24,A23,A22,A21,A20,A19,A18,A17,A16,A15,A14,A13,A12,A11,A10,A9,A8,A7,A6,A5,A4,A3,A2,A1,A0

[BOOT_READ_DISABLE BOOT_READ_DISABLE_5V IO_RELEASE]

BOOT_CONTROL

ADDRESS

D[7..0]

DATA

PICO_SDA_5V

PICO_SCL_5V

PICO_DATA

HCT_TO_CPU

[BUSACK_N WR_N RD_N MREQ_N IORQ_N]

CPU_TO_BUFFERS

[SRAM_WE_N RD_N/A_N SRAM_CE_N]

BUFFERED_CONTROLS

[SRAM_WE_N SRAM_OE_N SRAM_CE_N]

HCT_TO_SRAM

[PICO_BUSREQ_N PICO_BUSACK_N PICO_RUN]

PICO_TO_BUFFER

BANK SELECT. Pico physical pin 11 / GP8 → 1k17.
RN4.9, 12k to RN5.1 / GND (breadboard R24 equivalent).
1k3 → 10.2 / A16 (5V side); 12K selects bank 0.

[PICO_CLK PICO_BUSREQ_N BOOT_READ_DISABLE]

[PICO_BUSACK_N IORQ_N RD_N WR_N]

CPU_MONITOR

[PICO_BUSACK_N PICO_RUN PICO_RD_N PICO_WR_N]

PICO_MONITOR

[PICO_A0 PICO_A1 PICO_A2 PICO_A3]

PORT_MONITOR

[PICO_DATA_UP_OE_N DATA_UP_DIR DATA_DOWN_DIR_N]

DATA_CONTROL

RN1

8x10K bussed

RN2

8x10K bussed

RN3

8x10K bussed

RN4

8x10K bussed

RN5

4x10K bussed

RN6

4x10K bussed

J2

PICO GPIO EXPANSION

J2: 5.3V expansion/probe header, not a 5V input.
1: GP22/SDA; 2: GP26/A0; shared with A2.
3: Pico 3V3 output, 5 mA.
GP8 is dedicated to SRAM bank select.

A2

0.91in SSD1315 128X32 I2C OLED

A2: socketed Stage 12 0.91in SSD1315 128x32 status OLED.
Header centres 7.62mm from left, 12.70mm from top.
Header centres 5.50mm from left, 5.08 / 2.54mm from top.
Header pins 1 / 2 / 3 / 4 = GND / VCC / SCL / SDA.
SCL = GP22 / A0; SDA = GP26 / A2.
I2C = 0x3C or 0x3D, probe address first.
Verify socket height, pin fit and insulated module support.

A1

Raspberry Pi Pico 2 W

SN74HCT245N

Pico→to-bus

SN74LVC2V104

bus-to-Pico

SN74LVC244A

C1 100n

C2 100n

C3 100n

C4 100n

C5 100n

C6 100n

C7 100n

C8 22µ

C9 22µ

C10 22µ

C11 100n

Native KiCad 10 schematic generated from the verified README pin map
Z80ROMlessSBC
Sheet: /
File: z80_romless_sbc.kicad_sch

Title: Z80ROMlessSBC — Assisted Loader and Four-Layer PCB

Size: A3	Date: 2026-11-02	Rev: 3
KiCad E.D.A. 10.0.1		Id: 1/1