Z80 is the sole SRAM address/write master. Pico injects instructions with SRAM reads inhibited. RESET_N directly joins Pico and Z80 at 3.3V.

J2: 3.3V GPIO expansion only.
No fixed pulls or level shifting.
Use software/PIO for I2C or full-duplex SPI.

-ups. R17–R20: 3V3 pull-ups. R21–R23: GPIO pull-downs. Both data paths default disabled; no PLD/programmer required.

Native KiCad 10 schematic generated from the verified README pin map
Z80ROMlessSBC
Sheet: /
File: z80_romless_sbc.kicad_sch
Title: Z80ROMlessSBC – Exact Breadboard Electrical Schematic
Size: A0
Date: 2026-08-23
Rev: 1
KiCad E.D.A. 10.0.7
Id: 1/1