Z80 is the sole SRAM address/write master; Pico injects instructions with SRAM reads inhibited; RESET_N directly joins Pico and Z80 at 3.3V.

J2: 3.3V signals only.
Pin 1 / GP8 reserved for SRAM bank select.
GP22/GP26 available for software/PIO I2C.

BANK SELECT: Pico physical pin 11 / GP8 -> U4.17.
R24: 10k from Pico pin 11 to GND (3.3V side).
U4.3 -> U2.2 / A16 (5V side); LOW selects bank 0.
Remove the former U4.17 and U2.2 ground straps.

A2: external Stage 10 matrix, no PCB footprint.
D/SDA = J2.2 / GP22; C/SCL = J2.3 / GP26.
+ = J2.4 / 3V3; − = J2.5 / GND.
Backpack I2C pull-ups to 3.3V only, never 5V.
PIO I2C on core 1; tested address 0x72.
Bench-tested moving row every 500ms.
Pins use printed markings, not connector order.

-ups. R17–R20: 3V3 pull-ups. R21–R23: GPIO pull-downs. Both data paths default disabled; no PLD/programmer required.

Native KiCad 10 schematic generated from the verified README pin map
Z80ROMlessSBC
Sheet: /
File: z80_romless_sbc.kicad_sch
Title: Z80ROMlessSBC — Exact Breadboard Electrical Schematic
Size: A0 | Date: 2026-10-26 | **Rev: 2**
KiCad E.D.A. 10.0.7 | Id: 1/1