J1: external USB–C 5V power breakout, not a regulator.
PCB body 21.6 x 12.7 mm; USB overhang not dimensioned.
6–pin header: 2.54 mm pitch; hole–centre span 12.7 mm.
Photo pad order: CC2, D+, D–, CC1, GND, VBUS.
VBUS –> +5V; GND –> common GND; other pads NC.
Use regulated 5V USB source; verify CC1/CC2 sink resistors.
Keep D1 isolation to Pico VSYS; never join Pico VBUS.
Header offset/drill, mounting holes, height unverified.

Z80 is the sole SRAM address/write master. Pico injects instructions with SRAM reads inhibited. RESET_N directly joins Pico and Z80 at 3.3V.

J2: 3.3V signals only.
Pin 1 / GP8 reserved for SRAM bank select.
GP22/GP26 available for software/PIO I2C.

BANK SELECT: Pico physical pin 11 / GP8 –> U4.17.
R24: 10k from Pico pin 11 to GND (3.3V side).
U4.3 –> U2.2 / A16 (5V side); LOW selects bank 0.
Remove the former U4.17 and U2.2 ground straps.

A2: external Stage 10 0.91in SSD1315 128x32 status OLED, no PCB footprint.
Module 38.00 x 12.00 mm; 4–pin 2.54 mm header.
Header order GND, VCC, SCK, SDA: not VCC first.
SDA = J2.2 / GP22; SCK (I2C SCL) = J2.3 / GP26.
VCC = J2.4 / 3V3; GND = J2.5 / GND.
I2C pull–ups to 3.3V only, never 5V.
DMA–fed PIO I2C on core 1; address 0x3C.
Shows IP, port 8088, uptime, heartbeat, web dot.

–ups. R17–R20: 3V3 pull–ups. R21–R23: GPIO pull–downs. Both data paths default disabled; no PLD/programmer required.

Native KiCad 10 schematic generated from the verified README pin map
Z80ROMlessSBC
Sheet: /
File: z80_romless_sbc.kicad_sch
Title: Z80ROMlessSBC – Exact Breadboard Electrical Schematic
Size: A0 | Date: 2026–10–26 | **Rev: 2**
KiCad E.D.A. 10.0.7 | Id: 1/1