Z80 is the sole SRAM address/write master. Pico injects instructions with SRAM reads inhibited. RESET_N directly joins Pico and Z80 at 3.3V.

MEMORY BOARD

CORE BOARD

PERIPHERAL BOARD

J1

USB-C 5V POWER BREAKOUT

D1

1N5819

#FLG01

PWR_FLAG

J3

EXTERNAL 5V

IC: onboard USB-C 5V breakout, not a regulator.
21.6 × 12.7 mm body; photo-scaled outline; dry-fit first.
Solder ALL six 2.54mm pins into 3.0mm carrier holes.
Pins: VBUS, GND, CC1, CC2, D+, D−. Only VBUS → +5V and GND wired; other pads isolated.
No module screw holes; insulate/support underside.
Keep 01 to Pico VSYS; never join Pico VBUS.
J3 is auxiliary only; ONE supply at a time.

[BOOT_READ_DISABLE BOOT_READ_ENABLE_N IO_RELEASE_N]

BOOT_CONTROL

ADDRESS

DATA

HCT_TO_CPU

CPU_TO_BUFFERS

BUFFERED_CONTROLS

HCT_TO_SRAM

PICO_DATA

PICO_TO_BUFFER

BANK SELECT. Pico physical pin 11 / GP8 → 1k17.
RN4.9, 12k to RN5.7 / GND (breadboard R24 equivalent).
1k3 → 10.2 / A16 (5V side); 10K selects bank 0.

PICO_MONITOR

CPU_MONITOR

PICO_MONITOR

PORT_MONITOR

DATA_CONTROL

RN1

8x10K bussed

RN2

8x10K bussed

RN3

8x10K bussed

RN4

8x10K bussed

RN5

4x10K bussed

RN6

4x10K bussed

A1

Raspberry Pi Pico 2 W

J2

PICO GPIO EXPANSION

J2: 5.3V expansion/probe header, not a 5V input.
1: GP8 reserved for SRAM bank select.
2: SPI1/PIN_5_SCK/GP11, shared with A2.
4: Pico 3V3 output. 5: GND.

A2

0.91in SSD1315 128X32 I2C OLED

A2: socketed Stage 12 0.91in SSD1315 128x32 status OLED.
Header centres 2.54mm from left, 12.54 and 15.08mm from top.
Header centres 5.50mm from left, 12.54 and 15.08mm from top.
Module 27.5 × 27.5 × 4.0mm; PCB 27.5 × 27.5mm.
VCC = 3.3 V, 0.7mA; white OLED.
SPI1 on GP10 = SCK, GP11 = MOSI, GP12 = MISO, GP13 = CS, GP14 = D/C, GP15 = RES, I2C0 on GP16 = SDA, GP17 = SCL, I2C address 0x3C.
Verify socket height, pin fit and insulated module support.

C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11

100n 100n 100n 100n 100n 100n 100n 22u 22u 22u 100n

Native KiCad 10 schematic generated from the verified README pin map

Z80ROMlessSBC

Sheet: /

File: z80_romless_sbc.kicad_sch

Title: Z80ROMlessSBC — Assisted Loader and Four-Layer PCB

Size: A0	Date: 2026-11-02	Rev: 3
KiCad E.D.A. 10.0.1		Id: 1/1