J1: power–only USB–C receptacle (JLC C393939).
VBUS –> +5V directly; no regulator, eFuse or OVP.
CC1 and CC2 each 5.1k to GND (R41, R42).
D+/D–/SBU unconnected; shell to GND.
Use a regulated 5V USB supply only.
J3 is auxiliary: only ONE supply at a time.
Keep D1 to Pico VSYS; never join Pico VBUS.

Z80 is the sole SRAM address/write master. Pico injects instructions with SRAM reads inhibited. RESET_N directly joins Pico and Z80 at 3.3V.

J2: 3.3V expansion/probe header, not a 5V input.
1: GP22/SDA; 2: GP26/SCL, shared with A2.
3: Pico 3V3 output; 4: GND.
GP8 is dedicated to SRAM bank select.

BANK SELECT: Pico physical pin 11 / GP8 –> U4.17.
R40: 10k to GND (breadboard R24 equivalent).
U4.3 –> U2.2 / A16 (5V side); LOW selects bank 0.

A2: socketed Stage 10 0.91in SSD1315 128x32 status OLED.
Module 38.00 x 12.00 mm; 4–pin 2.54 mm header.
Socket: 1x4 2.54 mm female header, 5.0 mm body (hand fit).
Header order GND, VCC, SCK, SDA bottom–to–top.
SDA = J2.1 / GP22; SCK = J2.2 / GP26.
VCC = J2.3 / 3V3; GND = J2.4 / GND.
I2C pull–ups to 3.3V only; address 0x3C.
Module hovers over low–profile SMT parts only.

24 PICO_D0–D7 to GND; R25–R32 Z80 controls to +5V; R33–R36 3V3 startup pull–ups (breadboard R17–R20); R37–R40 startup pull–downs (breadboard R21–R24). Both data paths default disabled.

Partial–SMT variant of the Rev B schematic; JLC–assembled SMT parts carry LCSC numbers
**Z80ROMlessSBC**
Sheet: /
File: z80_romless_sbc_smt.kicad_sch
***Title: Z80ROMlessSBC – Partial–SMT JLCPCB Assembly Variant***
Size: A0
Date: 2026–11–05
**Rev: SMT–A**
KiCad E.D.A. 10.0.7
Id: 1/1