

#data

MCS®-51 INSTRUCTION SET

Table 10, 8051 Instruction Set Summary

Mnemonic

Interrupt Response Time: Refer to Hardware Description Chapter.

Instructions that Affect Flag Settings(1)

Instruction		Flag	J	Instruction		Flag	l
	С	OV	AC		С	OV	AC
ADD	Х	Х	Х	CLR C	0		
ADDC	Х	X	Х	CPL C	Х		
SUBB	Х	Х	Х	ANL C,bit	Х		
MUL	0	Х		ANL C,/bit	Х		
DIV	0	Х		ORL C,bit	Х		
DA	Х			ORL C,bit	Х		
RRC	Х			MOV C,bit	Х		
RLC	Х			CJNE	Х		
SETB C	1						

(1)Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Note on instruction set and addressing modes:

KII	- Register K/-KO of the currently se-
	lected Register Bank.
direct	- 8-bit internal data location's address.
	This could be an Internal Data RAM
	location (0-127) or a SFR [i.e. I/O

location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].

- 8-bit constant included in instruction.

@Ri — 8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0.

#data 16 — 16-bit constant included in instruction.

addr 16 — 16-bit destination address. Used by

LCALL & LJMP. A branch can be

anywhere within the 64K-byte Pro-

gram Memory address space.

addr 11 — 11-bit destination address. Used by ACALL & AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

rel — Signed (two's complement) 8-bit offset
byte. Used by SJMP and all conditional jumps. Range is -128 to +127
bytes relative to first byte of the following instruction.
bit — Direct Addressed bit in Internal Data

RAM or Special Function Register.

ARITHMETIC OPERATIONS ADD A.Rn Add register to 1 12 Accumulator ADD Add direct byte to 2 12 A, direct Accumulator ADD A.@Ri Add indirect RAM 12 to Accumulator Add immediate 12 ADD A. # data data to Accumulator ADDC A,Rn 12 Add register to 1 Accumulator with Carry ADDC A.direct Add direct byte to 12 Accumulator with Carry ADDC A.@Ri Add indirect 1 12 RAM to Accumulator with Carry ADDC A, #data Add immediate 12 data to Acc with Carry SUBB A.Rn Subtract Register 12 from Acc with borrow Subtract direct 2 12 SUBB A,direct byte from Acc with borrow SUBB A,@Ri Subtract indirect 12 RAM from ACC with borrow Subtract 2 12 SUBB A, # data immediate data from Acc with borrow INC Increment 1 12 Accumulator INC Rη Increment register 12 INC direct Increment direct 12 byte

Description

Oscillator

Period

12

12

12

12

12

1

1

Byte

indirect RAM
All mnemonics copyrighted © Intel Corporation 1980

Decrement

Increment direct

Decrement direct

RAM

Decrement

Decrement

Register

byte

Accumulator

INC

DEC

DEC

DEC

DEC

@Ri

Rn

direct

@Ri



Table 10. 8051 Instruction Set Summary (Continued)

M	nemonic	Description	Byte	Oscillator Period
ARITI	HMETIC OPER	ATIONS (Continue	4)	
INC	DPTR	Increment Data	u, 1	24
	D	Pointer	•	27
MUL	AB	Multiply A & B	1	48
DIV	AB	Divide A by B	i	48
DA	A	Decimal Adjust	;	12
UA	^	Accumulator	1	12
LOGI	CAL OPERATI			
	A,Rn	AND Register to	1	12
ANL	д,пн	Accumulator	1	12
ANII	A,direct	AND direct byte	2	12
MILE	A,GII OCI	to Accumulator	2	12
ABII	A.@Ri		1	40
AINL	A,@HI	AND indirect	1	12
		RAM to		
		Accumulator	_	
ANL	A, # data	AND immediate	2	12
		data to		
		Accumulator		
ANL	direct,A	AND Accumulator	2	12
		to direct byte		
ANL	direct, # data	AND immediate	3	24
		data to direct byte		
ORL	A,Rn	OR register to	1	12
		Accumulator		
ORL	A, direct	OR direct byte to	2	12
		Accumulator		
ORL	A,@Ri	OR indirect RAM	1	12
		to Accumulator		
ORL	A, #data	OR immediate	2	12
	,	data to		
		Accumulator		
ORL	direct,A	OR Accumulator	2	12
		to direct byte	_	
ORL	direct. # data	OR immediate	3	24
		data to direct byte	-	
XRL	A Rn	Exclusive-OR	1	12
/\.	, 4,	register to	•	
		Accumulator		
VDI	A.direct	Exclusive-OR	2	12
ALL	A, all ect	direct byte to	~	12
		Accumulator		
VDI	A,@Ri	Exclusive-OR	1	12
ANL	A,eni	indirect RAM to	'	12
		Accumulator		
XRL	A.#data	Exclusive-OR	2	10
VLIF	n, #udiä		2	12
		immediate data to		
		Accumulator	_	
XRL	direct,A	Exclusive-OR	2	12
		Accumulator to		
l		direct byte		
XRL	direct, #data		3	24
		immediate data		
		to direct byte		
CLR	Α	Clear	1	12
		Accumulator		
CPL	Α	Complement	1	12
l		Accumulator		

Mr	nemonic	Description	Byte	Oscillator Period
LOGIC	AL OPERATIO	NS (Continued)		
RL	Α	Rotate	1	12
11.2	^	Accumulator Left	•	
RLC			4	12
HLU	A	Rotate	1	12
		Accumulator Left		
		through the Carry		
RR	Α	Rotate	1	12
		Accumulator		
		Right		
RRC	Α	Rotate	1	12
	• •	Accumulator	•	
		Right through		
		the Carry		
SWAP	A	Swap nibbles	1	12
		within the		
		Accumulator		
DATA	TRANSFER			
MOV		Move	1	12
	,	register to	•	
		•		
		Accumulator	_	
MOV	A, direct	Move direct	2	12
		byte to		
		Accumulator		
MOV	A,@Ri	Move indirect	1	12
	•	RAM to		
		Accumulator		
MOV	A # data		2	12
MOV	A, # data	Move	2	12
		immediate		
İ		data to		
l		Accumulator		
MOV	Rn,A	Move	1	12
]		Accumulator		
		to register		
MOV	Rn,direct	•	2	24
IVICV	mii,uiieçi	Move direct	2	24
		byte to		
		register		
MOV	Rn,#data	Move	2	12
		immediate data		
		to register		
MOV	direct.A	Move	2	12
"""	an oct,r	Accumulator	-	
моч	diament Da	to direct byte	_	
MOV	direct,Rn	Move register	2	24
		to direct byte		
MOV	direct,direct	Move direct	3	24
1		byte to direct		
MOV	direct,@Ri	Move indirect	2	24
		RAM to	-	
1				
		direct byte	_	
MOV	direct, # data		3	24
1		immediate data		
1		to direct byte		
MOV	@Ri,A	Move	1	12
l	•	Accumulator to		
		indirect RAM		
1		HOHECL NAM		

All mnemonics copyrighted © Intel Corporation 1980



Table 10. 8051 Instruction Set Summary (Continued)

N	Inemonic	Description	Byte	Oscillator Period
DATA	TRANSFER (Con	tinued)		
MOV	@Ri,direct	Move direct	2	24
		byte to		
		indirect RAM		
MOV	@Ri,#data	Move	2	12
		immediate		
		data to		
		indirect RAM		
MOV	DPTR,#data16		3	24
		Pointer with a		
		16-bit constant		
MOVC	A,@A+DPTR	Move Code	1	24
		byte relative to		
		DPTR to Acc		
MOVC	A,@A + PC	Move Code	1	24
		byte relative to		
MOVE	A AD:	PC to Acc	_	٠.
MOVX	A,@HI	Move	1	24
		External		
		RAM (8-bit		
MOV	A.@DPTR	addr) to Acc Move	1	24
MOVA	A, WDF IR	External		24
		RAM (16-bit		
		addr) to Acc		
MOVX	@Ri A	Move Acc to	1	24
WOVA	eru,A	External RAM	'	24
		(8-bit addr)		
MOVX	@DPTR,A	Move Acc to	1	24
		External RAM		
		(16-bit addr)		
PUSH	direct	Push direct	2	24
		byte onto	_	
		stack		
POP	direct	Pop direct	2	24
		byte from	_	
		stack		
XCH	A,Rn	Exchange	1	12
		register with		
		Accumulator		
XCH	A, direct	Exchange	2	12
		direct byte		
		with		
		Accumulator		
XCH	A,@Ri	Exchange	1	12
		indirect RAM		
		with		
		Accumulator		
XCHD	A,@Ri	Exchange low-	1	12
		order Digit		
		indirect RAM		
L		with Acc		

Mner	nonic	Description	Byte	Oscillator Period
BOOLE	AN VARIA	BLE MANIPULATION	ON	
CLR	С	Clear Carry	1	12
CLR	bit	Clear direct bit	2	12
SETB	C	Set Carry	1	12
SETB	bit	Set direct bit	2	12
CPL	С	Complement Carry	1	12
CPL	bit	Complement direct bit	2	12
ANL	C,bit	AND direct bit to CARRY	2	24
ANL	C,/bit	AND complement of direct bit to Carry	2	24
ORL	C,bit	OR direct bit to Carry	2	24
ORL	C,/bit	OR complement of direct bit to Carry	2	24
MOV	C,bit	Move direct bit to Carry	2	12
MOV	bit,C	Move Carry to	2	24
1C	rel	Jump if Carry	2	24
JNC	rel	Jump if Carry not set	2	24
JB	bit,rel	Jump if direct Bit is set	3	24
JNB	bit,rel	Jump if direct Bit is Not set	3	24
JBC	bit,rel	Jump if direct Bit is set & clear bit	3	24
PROGR	AM BRAN			
ACALL		Absolute Subroutine Call	2	24
LCALL	addr16	Long Subroutine Call	3	24
RET		Return from Subroutine	1	24
RETI		Return from interrupt	1	24
AJMP	addr11	Absolute Jump	2	24
LJMP SJMP	addr16 rel	Long Jump Short Jump (relative addr)	3 2	24 24

All mnemonics copyrighted © Intel Corporation 1980



Table 10. 8051 Instruction Set Summary (Continued)

Mr	nemonic	Description	Byte	Oscillator Period
PROGI	PROGRAM BRANCHING (Continued			
JMP	@A+DPTR	Jump indirect relative to the	1	24
•		DPTR		
JΖ	rel	Jump if	2	24
		Accumulator		
		is Zero		
JNZ	rel	Jump if	2	24
		Accumulator		
		is Not Zero	_	
CUNE	A,direct,rel	Compare	3	24
		direct byte to		
i		Acc and Jump		
		if Not Equal		
CINE	A,#data,rel	Compare	3	24
		immediate to		
		Acc and Jump		
1		if Not Equal		

N	Inemonic	Description	Byte	Oscillator Period
PROG	RAM BRANCHII	NG (Continued)		
CJNE	Rn, # data,rel	Compare immediate to register and Jump if Not	3	24
		Equal		
CJNE	@Ri, # data,rel	Compare immediate to indirect and Jump if Not Equal	3	24
DJNZ	Rn,rel	Decrement register and Jump if Not Zero	2	24
DJNZ	direct,rel	Decrement direct byte and Jump if Not Zero	3	24
NOP		No Operation	1	12

All mnemonics copyrighted ©Intel Corporation 1980



Table 11. Instruction Opcodes in Hexadecimal Order

Hex Code	Number of Bytes	Mnemonic	Operands
00	1	NOP	
01	2	AJMP	code addr
02	3	LJMP	code addr
03	1	RR	Α
04	1	INC	Ä
05	2	INC	data addr
06	1	INC	@R0
07	i	INC	@R1
08	1	INC	R0
09	1	INC	R1
0A	1	INC	R2
0B	i	INC	R3
OC	1	INC	R4
0D	1	INC	R5
0E	1	INC	R6
0E 0F	1	INC	R7
10	3	JBC	bit addr, code addr
11	2		code addr
		ACALL	
12	3	LCALL	code addr
13	1	RRC	A
14	1	DEC	Α
15	2	DEC	data addr
16	1	DEC	@R0
17	1	DEC	@R1
18	1	DEC	RO
19	1	DEC	R1
1A	1	DEC	R2
1B	1	DEC	R3
1C	1	DEC	R4
1D	1	DEC	R5
1E	1	DEC	R6
1F	1	DEC	R7
20	3	JB	bit addr, code addr
21	2	AJMP	code addr
22	1	RET	
23	1	RL	A
24	2	ADD	A, # data
25	2	ADD	A,data addr
26	1	ADD	A,@R0
27	1	ADD	A,@R1
28	1	ADD	A,R0
29	1	ADD	A,R1
2A	i	ADD	A,R2
2B	i	ADD	A,R3
2C	i	ADD	A.R4
2D	i	ADD	A,R5
2E	1	ADD	A,R6
2F	1	ADD	A,R7
30	3	JNB	bit addr, code addr
31	2	ACALL	code addr
32	1	RETI	Coue audi
32		11511	

Hex Code	Number of Bytes	Mnemonic	Operands
33	1	RLC	A
34	2	ADDC	A.#data
35	2	ADDC	A,data addr
36	1	ADDC	A,@R0
37	1	ADDC	A,@R1
38	1	ADDC	A,R0
39	1	ADDC	A,R1
3A	1	ADDC	A,R2
3B	1	ADDC	A,R3
3C	1	ADDC	A,R4
3D	1	ADDC	A,R5
3E	1	ADDC	A,R6
3F	1	ADDC	A,R7
40	2	JC	code addr
41	2	AJMP	code addr
42	2	ORL	data addr,A
43	3	ORL	data addr, # data
44	2	ORL	A,#data
45	2	ORL	A,data addr
46	1	ORL	A,@R0
47	1	ORL	A,@R1
48	1	ORL	A,R0
49	1	ORL	A,R1
4A	1	ORL	A,R2
4B	1	ORL	A,R3
4C	1	ORL	A,R4
4D	1	ORL	A,R5
4E	1	ORL	A,R6
4F	1	ORL	A,R7
50	2	JNC	code addr
51	2	ACALL	code addr
52	2	ANL	data addr,A
53	3	ANL	data addr, # data
54	2	ANL	A, # data
55	2	ANL	A,data addr
56	1	ANL	A,@R0
57	1	ANL	A,@R1
58	1	ANL	A,R0
59	1	ANL	A,R1
5A	1	ANL	A,R2
5B	1	ANL	A,R3
5C	1	ANL	A,R4
5D	1	ANL	A,R5
5E	1	ANL	A,R6
5F	1	ANL	A,R7
60	2	JZ	code addr
61	2	AJMP	code addr
62	2	XRL	data addr,A
63	3	XRL	data addr, # data
64	2	XRL	A, # data
65	2	XRL	A,data addr
	-		***



Table 11. Instruction Opcodes in Hexadecimal Order (Continued)

Hex Code	Number of Bytes	Mnemonic	Operands
66	1	XRL	A,@R0
67	1	XRL	A,@R1
68	1	XRL	A,R0
69	1	XRL	A,R1
6A	1	XRL	A,R2
6B	1	XRL	A,R3
6C	1	XRL	A,R4
6D	1	XRL	A,R5
6E	1	XRL	A,R6
6F	1	XRL	A,R7
70	2	JNZ	code addr
71	2	ACALL	code addr
72	2	ORL	C,bit addr
73	1	JMP	@A+DPTR
74	2	MOV	A, # data
75	3	MOV	data addr, #data
76	2	MOV	@R0,#data
77	2	MOV	@R1,#data
78	2	MOV	R0, #data
79	2	MOV	R1,#data
7A	2	MOV	R2,#data
7B	2	MOV	R3, # data
7C	2	MOV	R4,#data
7D	2	MOV	R5,#data
7E	2	MOV	R6, # data
7F	2	MOV	R7,#data
80	2	SJMP	code addr
81	2	AJMP	code addr
82	2	ANL	C,bit addr
83	1	MOVC	A,@A + PC
84	1	DIV	AB
85	3	MOV	data addr. data addr
86	2	MOV	data addr.@R0
87	2	MOV	data addr,@R1
88	2	MOV	data addr.R0
89	2	MOV	data addr,R1
8A	2	MOV	data addr,R2
8B	2	MOV	data addr,R3
8C	2	MOV	data addr.R4
8D	2	MOV	data addr,R5
8E	2	MOV	data addr,R6
8F	2	MOV	data addr.R7
90	3	MOV	DPTR,#data
91	2	ACALL	code addr
92	2	MOV	bit addr,C
93	1	MOVC	A,@A+DPTR
94	2	SUBB	A,#data
95	2	SUBB	A,data addr
96	1	SUBB	A.@R0
97	i	SUBB	A,@R1
98	1	SUBB	A,R0
	'		

Added	illiai Orde	(COHUNGE	
Hex Code	Number of Bytes	Mnemonic	Operands
99	1	SUBB	A,R1
9A	1	SUBB	A,R2
9B	1	SUBB	A,R3
9C	1	SUBB	A,R4
9D	1	SUBB	A,R5
9E	1	SUBB	A,R6
9F	1	SUBB	A,R7
A0	2	ORL	C,/bit addr
A1	2	AJMP	code addr
A2	2	MOV	C,bit addr
A3	1	INC	DPTR
A4	1	MUL	AB
A5		reserved	Ī
A6	2	MOV	@R0,data addr
A7	2	MOV	@R1,data addr
A8	2	MOV	R0,data addr
A9	2	MOV	R1,data addr
AA	2	MOV	R2,data addr
AB	2	MOV	R3,data addr
AC	2	MOV	R4,data addr
AD	2	MOV	R5,data addr
AE	2	MOV	R6,data addr
AF	2	MOV	R7,data addr
B0	2	ANL	C,/bit addr
B1	2	ACALL	code addr
B2	2	CPL	bit addr
B3	1	CPL	C
B4	3	CJNE	A, #data,code addr
B5	3	CJNE	A,data addr,code addr
B6	3	CJNE	@R0, #data,code addr
B7	3	CJNE	@R1,#data,code addr
B8	3	CJNE	R0, # data, code addr
B9	3	CJNE	R1,#data,code addr
BA	3	CJNE	R2, # data, code addr
ВВ	3	CJNE	R3, # data,code addr
BC	3	CJNE	R4, # data, code addr
BD	3	CJNE	R5, # data, code addr
BE	3	CJNE	R6, # data,code addr
BF	3	CJNE	R7,#data,code addr
CO	2	PUSH	data addr
C1	2	AJMP	code addr
C2	2	CLR	bit addr
C3	1	CLR SWAP	C A
C4 CE	2		
C5	_	XCH	A,data addr
C6	1	XCH	A,@R0
C7	1	XCH	A,@R1
C8	1	XCH	A,R0
C9	1	XCH	A,R1
CA	1	XCH	A,R2
CB	1	XCH	A,R3



Table 11. Instruction Opcodes in Hexadecimal Order (Continued)

		Table 11. Instruction Opcodes		
Hex Code	Number of Bytes	Mnemonic Operands		
CC	1	XCH	A,R4	
CD	1	XCH	XCH A,R5	
CE	1	XCH	XCH A,R6	
CF	1	XCH	A,R7	
D0	2	POP	data addr	
D1	2	ACALL	code addr	
D2	2	SETB	bit addr	
D3	1	SETB	C	
D4	1	DA	A	
D5	3	DJNZ	data addr,code addr	
D6	1	XCHD	A,@R0	
D7	1	XCHD	A,@R1	
D8	2	DJNZ	R0,code addr	
D9	2	DJNZ	R1,code addr	
DA	2	DJNZ	R2,code addr	
DB	2	DJNZ	R3,code addr	
DC	2	DJNZ	R4,code addr	
DD	2	DJNZ	R5,code addr	
DE	2	DJNZ	R6,code addr	
DF	2	DJNZ	R7,code addr	
E0	1	MOVX	A,@DPTR	
E1	2	AJMP	code addr	
E2	1	MOVX	A,@R0	
E3	1	MOVX	A,@R1	
E4	1	CLR	A	
E5	2	MOV	A,data addr	

Hex Code	Number of Bytes	Mnemonic	Operands
E6	1	MOV	A,@R0
E7	1	MOV	A,@R1
E8	1	MOV	A,R0
E9	1	MOV	A,R1
EA	1	MOV	A,R2
EB	1	MOV	A,R3
EC	1	MOV	A,R4
ED	1	MOV	A,R5
EE	1	MOV	A,R6
EF	1	MOV	A,R7
F0	1	MOVX	@DPTR,A
F1	2	ACALL	code addr
F2	1	MOVX	@R0,A
F3	1	MOVX	@R1,A
F4	1	CPL	Α
F5	2	MOV	data addr,A
F6	1	MOV	@R0,A
F7	1	MOV	@R1,A
F8	1	MOV	R0,A
F9	1	MOV	R1,A
FA	1	MOV	R2,A
FB	1	MOV	R3,A
FC	1	MOV	R4,A
FD	1	MOV	R5,A
FE	1	MOV	R6,A
FF	1	MOV	R7,A