

# Customising RI5CY: an open-source RISC-V Core OSHCamp 2019

Graham Markall (SW Toolchain Engineer)

Sam Leonard (SW/HW Intern)



#### **Embecosm Core Competences**



Compiler Tool Chain Development



Hardware Modeling



Open Source Tool Support

#### **Specialisms**



Machine Learning
Optimization



Superoptimization



Optimization for Energy Efficiency



Compilation for Security



#### Outline / goals

- Talk today: groundwork
  - RISC-V ISA specifics
  - General concepts: C → Assembly → encoding
  - RI5CY microarchitecture
- Workshop tomorrow: practical
  - Practical step-by-step tutorial adding new instructions
- Choice: workshop tomorrow / online later





- RISC-V is an Instruction Set Architecture (ISA)
- Some other ISAs:



RISC-V: Many open-source implementations (RI5CY etc.)



#### What's in an ISA document?

#### Registers:

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Calle
x3	gp	Global pointer	_
x4	tp	Thread pointer	-
x5	t O	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Calle
x9	s1	Saved register	Calle
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Calle
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Calle
f8-9	fs0-1	FP saved registers	Calle
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Calle
f28-31	ft8-11	FP temporaries	Caller

#### Instructions + Semantics

Pseudoinstruction	Base Instruction(s)	Meaning		
la rd, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load address		
l{b h w d} rd, symbol	auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)	Load global		
s{b h w d} rd, symbol, rt	auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)	Store global		
fl{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)</pre>	Floating-point load global		
fs{w d} rd, symbol, rt	auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)	Floating-point store global		
nop	addi x0, x0, 0	No operation		
li rd, immediate	Myriad sequences	Load immediate		
mv rd, rs	addi rd, rs, 0	Copy register		

#### **Encodings**

RV64I Base Instruction Set (in addition to RV32I)

	RV 041	Dase Instruct	tion Set (in	addition	1 to RV321)		
	imm[11:	0]	rs1	110	rd	0000011	LWU
	imm[11:	0]	rs1	011	rd	0000011	LD
Г	imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
	000000	shamt	rs1	001	rd	0010011	SLLI
Г	000000	shamt	rs1	101	rd	0010011	SRLI
	010000	shamt	rsl	101	rd	0010011	SRAI
	imm[11:	0]	rs1	000	rd	0011011	ADDIW
	0000000	shamt	rs1	001	rd	0011011	SLLIW
	0000000	shamt	rs1	101	rd	0011011	SRLIW
	0100000	shamt	rs1	101	rd	0011011	SRAIW
	0000000	rs2	rs1	000	rd	0111011	ADDW
	0100000	rs2	rs1	000	rd	0111011	SUBW
	0000000	rs2	rs1	001	rd	0111011	SLLW
Г	0000000	rs2	rs1	101	rd	0111011	SRLW
	0100000	rs2	rs1	101	rd	0111011	SRAW



## What's implemented around an ISA?










#### **Software**

**Hardware** 



ISA Specification





# (a bit of a) C program

```
int madd(int a, int x, int y)
{
  return a * x + y;
}
```



## (a bit of a) C program - compiled

```
int madd(int a, int x, int y)
  return a * x + y;
            madd:
                    mul
                             a0,a0,a1
                     add
                             a0,a0,a2
                     ret
```



#### **Assembled**

```
00000000 <madd>:
```

0: 02b50533 mul a0,a0,a1

4: 00c50533 add a0,a0,a2

8: 00008067 ret



#### **Assembled**

```
00000000 <madd>:
```

0: 02b50533 mul a0,a0,a1

4: 00c50533 add a0,a0,a2


8: 00008067 ret



00c50533

add a0,a0,a2







```
00c50533 add a0,a0,a2
0000 0000 1100 0101 0000 0101 0011
```

```
0000000 01100 01010 000 01010 0110011 funct7 rs2 rs1 f3 rd opcode
```



```
00c50533
                add a0,a0,a2
0000 0000 1100 0101 0000 0101 0011 0011
0000000 01100 01010 000 01010 0110011
funct7 rs2 rs1
                              opcode
                   f3 rd
         add 40, a0, a2
```



```
00c50533
               add a0,a0,a2
0000 0000 1100 0101 0000 0101 0011 0011
0000000 01100 01010 000 01010 0110011
funct7 rs2 rs1 f3 rd
                             opcode
        add a0,a0,a2
```




## RISC-V Encoding formats

- More formats → more flexibility in specifying instructions
- More formats → greater decoder complexity


	31	30 2	5 24 2	1 20	19	9	15	14 12	2 11	8	7	6 (	)
	f	unct7	1	rs2		rs1		funct3		$_{\rm rd}$		opcode	R-type
,													¬ •
		imm[1	[1:0]			rs1		funct3		rd		opcode	I-type
1		[44.8]		2			_	6 .0			01	1	٦.,
	ım	m[11:5]	1	rs2		rs1	$\perp$	funct3	1m	m[4	:0]	opcode	S-type
1	i[19]	i[10-E]		9		m1	_	funat?	Limmer [4:1	11:	[11]		D tumo
]	imm[12]	imm[10:5]	1	rs2		rsl	$\perp$	funct3	imm[4:1	l J	mm[11]	opcode	B-type
1			imm[	31:12]						$_{\rm rd}$		opeode	U-type
1			mini	31.12						Itt		opcode	о-суре
1	imm[20]	imm[1	0:1]	imm[1	111	imn	19	:12]		$_{\rm rd}$		opcode	J-type
1	[20]				-1	244444	1-0					Produc	a aj pe



# Execution – RI5CY pipeline



# Executing 1 op per cycle



- 1 operation per cycle
- 4 cycles per instruction




# Pipelined execution

Cycle:	1	2	3	4	- 5	6	7
Instruction 1	Fetch	Decode	Execute	Writeback			
Instruction 2		Fetch	Decode	Execute	Writeback		
Instruction 3			Fetch	Decode	Execute	Writeback	
Instruction 4				Fetch	Decode	Execute	Writeback

- 4 operations per cycle
- 1 cycle per instruction




# Pipelined execution





## Pipelined execution



Each unit kept busy on each cycle



#### Hazards


```
lw a1, 0(a2)  # 1. load from address in a2
add a3, a1, a0  # 2. a1 + a0
```

Cycle:	1	2	3	4	5
Instruction 1	Fetch	Decode	Execute	Writeback	
Instruction 2		Fetch	Decode	Execute	Writeback
Instruction 3					~~~~~
Instruction 4					



#### Hazards

```
lw a1, 0(a2)  # 1. load from address in a2
add a3, a1, a0  # 2. a1 + a0
```




Instr 1: Contents of a1 loaded on cycle 4, but...



#### Hazards

```
lw a1, 0(a2)  # 1. load from address in a2
add a3, a1, a0  # 2. a1 + a0
```



Instr 1: Contents of a1 loaded on cycle 4, but...

Instr 2: need contents of a1 at cycle 3!



#### Pipeline stall on hazard

```
lw a1, 0(a2)  # 1. load from address in a2
add a3, a1, a0  # 2. a1 + a0
```

Cycle:	1	2	3	4	5	6	7
Instruction 1	Fetch	Decode	Execute	Writeback			
Instruction 2		Fetch	STALL	STALL	Decode	Execute	Writeback
Instruction 3							
Instruction 4							




# Pipeline stall on multi cycle instruction

mul a3, a1, a2 add a5, a6, a7

Cycle:	1	. 2	. 3	3 4	1 5	6	7	8
Instruction 1	Fetch	Decode	Execute				Writeback	
Instruction 2		Fetch	Decode	STALL	STALL	STALL	Execute	Writeback
Instruction 3								
Instruction 4								



#### How does RI5CY stall?



Signals between each stage to indicate ready / valid



#### Adding a new instruction

- Decide on syntax, semantics, and encoding
- Implement decoding
- Add an execution unit
- Hook up decoder to execution
- Hook up control signals
- Worked example through all these in the workshop
  - Step by step using simulation



#### Workshop options

- Workshop materials:
  - https://github.com/gmarkall/oshcamp-2019-workshop/
  - https://oshcampri5cyworkshop.slack.com
- Introduction to Verilog with Verilator:
  - https://gmarkall.wordpress.com/teaching/
- Chiphack (Intro to Verilog with FPGA):
  - http://chiphack.org/





# **Enjoy OSHCamp!**

www.embecosm.com

