{"payload":{"header_redesign_enabled":false,"results":[{"id":"137595793","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"gnalexandridis/FIFO_HUA-MCA-2016-2017","hl_trunc_description":"This is a simple FIFO queue implementation in Verilog for the Modern Computer Architectures course (2016-2017) of Harokopio University.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":137595793,"name":"FIFO_HUA-MCA-2016-2017","owner_id":22891881,"owner_login":"gnalexandridis","updated_at":"2018-06-16T18:58:17.026Z","has_issues":true}},"sponsorable":false,"topics":["verilog","gtkwave","fifo-queue"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Agnalexandridis%252FFIFO_HUA-MCA-2016-2017%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/gnalexandridis/FIFO_HUA-MCA-2016-2017/star":{"post":"qsglsPFFwIlIljklEIE2dB1jXxQoLuMSY5dvd0Fu55xQCYR9hnyZ-Q-CmqzTiMUzcc3PK8HT13tMJaMnfHjAeA"},"/gnalexandridis/FIFO_HUA-MCA-2016-2017/unstar":{"post":"daC_SLPXbTBGd_J1p3S9OLDssTGkui2IOvhXaij7pa5T-K0rag8TcfcKzqHHBtNp3UVHtn-mtM8RkrE49-GiEA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"icNHExcv--SowordUMZBRffIYQTxFt59iopoMepu73UTtp3N8hHmOgenht49XzzORgyDfyC6lQtzBpx4zGAw3Q"}}},"title":"Repository search results"}