

Experiment 4: **Combinational Circuit 4**


ALU

Gnanendar Reddy palagiri Roll Number 200070053
EE-214, WEL, IIT Bombay
September 24, 2021

Overview of the experiment:

- The purpose of this experiment is to make us familiar with how to use Behavioral and Dataflow modelling to build circuits .
- We modelled an ALU using behavioural and dataflow modelling .
- I will be presenting the report in the following order approach,code followed by the results.

Approach to the experiment:



$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

$S_1 S_0$	Y
0 0	$A_3 A_2 A_1 A_0 B_3 B_2 B_1 B_0$
0 1	$0000 C_3 C_2 C_1 C_0$
1 0	$0000 X_3 X_2 X_1 X_0$
1 1	$000 A_3 A_2 A_1 A_0 0$

$$\begin{array}{r} \rightarrow A+B = \begin{array}{r} A_3 A_2 A_1 A_0 \\ B_3 B_2 B_1 B_0 \\ \hline C_3 C_2 C_1 C_0 \\ \hline C_3 C_2 C_1 C_0 \end{array} \end{array}$$

$$\rightarrow A \text{ XOR } B = X_3 X_2 X_1 X_0$$

$$\begin{array}{r} 10 \times A_3 A_2 A_1 A_0 \\ \hline 0000 \\ A_3 A_2 A_1 A_0 \\ \hline A_3 A_2 A_1 A_0 0 \end{array}$$

\rightarrow to make rest of the o/p through Y 8bits we concat remaining Bits (towards MSB) with '0's.

Design document and VHDL code if relevant:

```
library ieee;
use ieee.std_logic_1164.all;

entity alu_beh is
  generic(
    operand_width : integer:=4;
    sel_line : integer:=2
  );
  port (
    A: in std_logic_vector(operand_width-1 downto 0);
    B: in std_logic_vector(operand_width-1 downto 0);
    sel: in std_logic_vector(sel_line-1 downto 0);
    op: out std_logic_vector((operand_width*2)-1 downto 0)
  );
end alu_beh;

architecture a1 of alu_beh is
  function add(A: in std_logic_vector(operand_width-1 downto 0); B: in
std_logic_vector(operand_width-1 downto 0))
    return std_logic_vector is
    -- Declare "sum" and "carry" variable
    variable sum,carry: std_logic_vector(4 downto 0);

  begin
    -- write logic for addition
    -- Hint: Use for loop

    sum(0):=(A(0) xor B(0));
    carry(0):=(A(0) and B(0));

    adder: for i in 1 to 3 loop
      sum(i):=(A(i) xor B(i) xor carry(i-1));
      carry(i):=((A(i) xor B(i)) and carry(i-1)) or (A(i) and B(i));
    end loop;

    sum(4):= carry(3);

    return sum;
  end add;

begin
  alu : process( A, B, sel )
    variable temp : std_logic_vector(3 downto 0);
```

```
-- complete VHDL code for various outputs of ALU based on select lines
-- Hint: use if/else statement
-- add function usage :
-- signal_name <= add(A,B)
-- variable_name := add(A,B)
    if (sel="00") then
        op<= (A&b);
    elsif (sel="01") then
        op<=("000"&add(A,B));
    elsif (sel="10") then
        temp:= A xor B;
        op<=("0000"&temp);
    elsif (sel="11") then
        op<=("000"&A&"0");
    end if;
```

•

[illegible]

DUT Input/Output Format:

Input format:

```
sel(1) => input_vector(9),  
sel(0) => input_vector(8),  
A(3) => input_vector(7),  
A(2) => input_vector(6),  
A(1) => input_vector(5),  
A(0) => input_vector(4),  
B(3) => input_vector(3),  
B(2) => input_vector(2),  
B(1) => input_vector(1),  
B(0) => input_vector(0),
```


Output format:

```
op(7) => output_vector(7),  
op(6) => output_vector(6),  
op(5) => output_vector(5),  
op(4) => output_vector(4),  
op(3) => output_vector(3),  
op(2) => output_vector(2),  
op(1) => output_vector(1),  
op(0) => output_vector(0)
```


Model tracefile:

```
0000000000 00000000 11111111  
0000000001 00000001 11111111  
0000000010 00000010 11111111  
0000000011 00000011 11111111
```

RTL Simulation:



Gate-level Simulation:



Observations:

- I have observed that the quartus automatically convert the behavioural description we have written into available logic circuits by based on our selected board model.
- Scanchain result sample :

The image is a screenshot of a Windows 10 desktop. At the top, a taskbar contains the Start button and several application icons: Edge, File Explorer, Microsoft Teams, Google Chrome, and the Windows Defender Security Center. The main area of the screen is occupied by a Notepad window titled "out - Notepad". The window's menu bar includes "File", "Edit", "Format", "View", and "Help". The text within the Notepad window consists of a list of IP addresses, each followed by the word "Success". The IP addresses are: 0000000000, 0000000001, 0000000010, 0000000011, 0000000100, 0000000101, 0000000110, 0000000111, 0000001000, 0000001001, 0000001010, 0000001011, 0000001100, 0000001101, 0000001110, 0000001111, 0000010000, 0000010001, 0000010010, 0000010011, 0000010100, 0000010101, 0000010110, 0000010111, 0000011000, 0000011001, 0000011010, 0000011011, 0000011100, 0000011101, 0000011110, 0000011111, 0000100000, 0000100001, 0000100010, 0000100011, 0000100100, 0000100101, 0000100110, 0000100111, 0000101000, and 0000101001. At the bottom of the Notepad window, the status bar shows "Ln 1, Col 1", "50%", and "Windows (CRLF)". The Windows taskbar at the very bottom shows the time as 6:05 PM on 9/2/2019, along with system icons for network, volume, and battery.