
# Experiment 4: Combinational Circuit 4 ALU

Gnanendar Reddy palagiri Roll Number 200070053 EE-214, WEL, IIT Bombay September 24, 2021

# Overview of the experiment:

- The purpose of this experiment is to make us familiar with how to use Behavioral and Dataflow modelling to build circuits.
- We modelled an ALU using behavioural and dataflow modelling .
- I will be presenting the report in the following order approach,code followed by the results.

Approach to the experiment:




> to make rest of the olp through Y 8 bits we concat remaining Bits (towards MSB) with '0's,

## Design document and VHDL code if relevant:

```
library ieee;
use ieee.std_logic_1164.all;
entity alu beh is
  generic(
     operand width: integer:=4;
     sel_line: integer:=2
    );
  port (
    A: in std_logic_vector(operand_width-1 downto 0);
    B: in std logic vector(operand width-1 downto 0);
     sel: in std_logic_vector(sel_line-1 downto 0);
     op: out std_logic_vector((operand_width*2)-1 downto 0)
  );
end alu beh;
architecture a1 of alu beh is
  function add(A: in std_logic_vector(operand_width-1 downto 0); B: in
std_logic_vector(operand_width-1 downto 0))
    return std_logic_vector is
       -- Declare "sum" and "carry" variable
                         variable sum,carry: std_logic_vector(4 downto 0);
     begin
       -- write logic for addition
       -- Hint: Use for loop
                                 sum(0):=(A(0) xor B(0));
                                 carry(0) := (A(0) \text{ and } B(0));
                                 adder: for i in 1 to 3 loop
                                 sum(i):=(A(i) xor B(i) xor carry(i-1));
                                 carry(i):=(((A(i) xor B(i)) and carry(i-1)) or (A(i) and B(i)));
          end loop;
                                          sum(4):= carry(3);
       return sum;
  end add;
begin
alu: process(A, B, sel)
variable temp: std logic vector(3 downto 0);
```

```
-- complete VHDL code for various outputs of ALU based on select lines
 -- Hint: use if/else statement
 -- add function usage :
 -- signal_name <= add(A,B)
  -- variable_name := add(A,B)
        if (sel="00") then
         op \le (A\&b);
        elsif (sel="01") then
         op <= ("000"&add(A,B));
        elsif (sel="10") then
         temp:= A xor B;
         op<=("0000"&temp);
        elsif (sel="11") then
        op<=("000"&A&"0");
        end if;
end process; -- alu
end a1; -- a1
```


#### RTL View:




# **DUT Input/Output Format:**

```
Input format:
                                       sel(1) => input_vector(9),
                                       sel(0) => input_vector(8),
                                       A(3) => input_vector(7),
                                       A(2) => input vector(6),
                                       A(1) => input_vector(5),
                                       A(0) => input_vector(4),
                                       B(3) => input_vector(3),
                                       B(2) => input_vector(2),
                                       B(1) => input_vector(1),
                                       B(0) => input_vector(0),
Output format:
                                       op(7) => output\_vector(7),
                                       op(6) => output_vector(6),
                                       op(5) => output_vector(5),
                                       op(4) => output_vector(4),
                                       op(3) => output_vector(3),
                                       op(2) => output_vector(2),
                                       op(1) => output\_vector(1),
                                       op(0) => output_vector(0)
Model tracefile:
                                     000000000 00000000 11111111
                                      000000001 00000001 11111111
                                     0000000010 00000010 11111111
                                      000000011 00000011 11111111
```

### **RTL Simulation:**



## Gate-level Simulation:



#### Observations:

