## ECE 448 Lecture 20

Software/Hardware Co-design
Using the FPro System
Part 2:
I/O Register Map
& a Wrapper of the Sorting Core

# Developing a software/hardware implementation using an FPro system

#### **Conceptual Design:**

- C1. Software/hardware partitioning
- C2. I/O register map of the IP core


#### **Hardware Design:**

- H1. Basic circuit performing the required functionality\* datapath \* controller \* top-level \* functional verification
- H2. A wrapper matching the interface of an MMIO core
  \* design adjustments \* coding \* functional verification

### **Software Design:**


- S1. Software driver
  - \* declarations (.h) \* implementations (.cpp) \* testing
- S2. Application based on functions of custom and standard cores

## **Sorting**




### **Pseudocode**

```
wait for s=1
for i=0 to N-2 do
    for j=i+1 to N-1 do
        if M_i > M_j then
        Swap M_i with M_j
        end if
    end for
end for
Done
wait for s=0
go to the beginning
```




# Interface with the division into the Datapath and Controller




### **Pseudocode**


```
wait for s=1
for i=0 to N-2 do
    for j=i+1 to N-1 do
        if M_i > M_j then
        Swap M_i with M_j
        end if
    end for
end for
Done
wait for s=0
go to the beginning
```

## ASM Chart






## ASM Chart



## **Timing Analysis**

		•		Rising edges	of the clk
State	S2	S3	S2	S3	
j	new j		new j		
Mi		new Mi		new Mi	
Mj		new Mj		new Mj	
MigtMj		new MigtMj		new MigtMj	
Wr		new Wr		new Wr	

## **Sorting**



# Developing a software/hardware implementation using an FPro system

#### **Conceptual Design:**

- C1. Software/hardware partitioning
- C2. I/O register map of the IP core

#### **Hardware Design:**

- H1. Basic circuit performing the required functionality\* datapath \* controller \* top-level \* functional verification
- H2. A wrapper matching the interface of an MMIO core

  \* design adjustments \* coding \* functional verification

### **Software Design:**

- S1. Software driver
  - \* declarations (.h) \* implementations (.cpp) \* testing
- S2. Application based on functions of custom and standard cores

## Setting Size of Memory to Initialize & Sort

SW3..SW0=k=log<sub>2</sub> N, where N= number of elements to initialize and sort


k	Z	W	
4	16	8	
6	64	8	
9	512	16	
10	1024	16	
11	2048	16	
12	4096	16	
13	8192	16	


## Setting Size of Memory to Initialize & Sort

#### **Suggested values:**


- Debugging: k=4
   N=16 elements of the width w=8 bits
- 2. Demo: k=4 and k=6 N=16 and N=64 elements of the width w=8 bits
- 3. Timing measurements: k=9..13 from N=512 to N=8192 elements of the width w=16 bits

## **Sorting**






## **Interface of every MMIO Core**



## **Sorting**



# Developing a software/hardware implementation using an FPro system

### **Conceptual Design:**

- C1. Software/hardware partitioning
- C2. I/O register map of the IP core

#### **Hardware Design:**

- H1. Basic circuit performing the required functionality\* datapath \* controller \* top-level \* functional verification
- H2. A wrapper matching the interface of an MMIO core
  - \* design adjustments \* coding \* functional verification

### **Software Design:**


- S1. Software driver
  - \* declarations (.h) \* implementations (.cpp) \* testing
- S2. Application based on functions of custom and standard cores

## Setting Size of Memory to Initialize & Sort


SW3..SW0=k=log<sub>2</sub> N, where N= number of elements to initialize and sort

k	Z	W	
4	16	8	
6	64	8	
9	512	16	
10	1024	16	
11	2048	16	
12	4096	16	
13	8192	16	

### **Data Transfer**



### I/O Register Map of the Sorting Core



Writing to MEMW\_ri\_REG: Writing to MEM[ri] & ri++

Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG: Initializing N

rw	init	S	
0 1	0 1	0	Set s=1 : computations Set s=0 : initialization/readout Set ri=0 and WrInit_r=1 : start initialization Set ri=0 and Rd r=1 : start readout
	0 0 1	0 0 0 0 1 1	rw init s 0 0 1 0 0 0 1 1 0 0 1 0

## Developing a software/hardware implementation using an FPro system

### **Conceptual Design:**


- C1. Software/hardware partitioning
- C2. I/O register map of the IP core

#### **Hardware Design:**


- H1. Basic circuit performing the required functionality
  - \* datapath \* controller \* top-level \* functional verification
- H2. A wrapper matching the interface of an MMIO core
  - \* design adjustments \* coding \* functional verification

### **Software Design:**

- S1. Software driver
  - \* declarations (.h) \* implementations (.cpp) \* testing
- S2. Application based on functions of custom and standard cores



### **IO Register Map of the Sorting Core**




Writing to MEMW\_ri\_REG: Writing to MEM[ri] & ri++

Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG: Initializing N

	rw	init	S	
Writing to CRTL_REG:	0	0 0 1 1	0	Set s=1 : computations Set s=0 : initialization/readout Set ri=0 and WrInit_r=1 : start initialization
	U	I	U	Set ri=0 and Rd_r=1 : start readout

## **IO Register Map of the Sorting Core**




Writing to MEMW\_ri\_REG: Writing to MEM[ri] & ri++


Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG: Initializing N

	rw	init	S	
Writing to CRTL_REG:	0	0 0 1	0	Set s=1 : computations Set s=0 : initialization/readout Set ri=0 and WrInit r=1 : start initialization
	0	1	0	Set ri=0 and Rd r=1 : start readout



## **IO Register Map of the Sorting Core**





Writing to MEMW\_ri\_REG: Writing to MEM[ri] & ri++

Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG: Initializing N

	rw	init	S	
Writing to CRTL_REG:	0	0	0	Set s=1 : computations Set s=0 : initialization/readout
	1	1	U	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd r=1 : start readout






Output	cs	write	read	addr	wr_data(20)
WrN=1	1	1	0	2	
Wrs=1	1	1	0	3	-0-
Wrl=1	1	1	0	3	-10
WrMem=1	1	1	0	0	
RdMem=1	1	0	1	1	
RdStatus=1	1	0	1	4	


Eri = WrMem or RdMem Lri = WrI

#### reset **ASM Chart** S0 Li 0 S S1 S2 S3 Εj MigtMj Εi Wr 0 0 S zj **S**4 0 Done zi

### Interface



# Interface with the division into the Datapath and Controller w/o a Wrapper



## Interface with the division into the Datapath and Controller with a Wrapper

