

ECE 448

Lecture 20

Software/Hardware Co-design Using the FPro System

Part 2:

I/O Register Map & a Wrapper of the Sorting Core

Developing a software/hardware implementation using an FPro system

Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

Hardware Design:

H1. Basic circuit performing the required functionality

* datapath * controller * top-level * functional verification

H2. A wrapper matching the interface of an MMIO core

* design adjustments * coding * functional verification


Software Design:

S1. Software driver

* declarations (.h) * implementations (.cpp) * testing


S2. Application based on functions of custom and standard cores

Sorting




Pseudocode

```
wait for s=1
for i=0 to N-2 do
    for j=i+1 to N-1 do
        if  $M_i > M_j$  then
            Swap  $M_i$  with  $M_j$ 
        end if
    end for
end for
Done
wait for s=0
go to the beginning
```




Interface with the division into the Datapath and Controller




Pseudocode

```
wait for s=1
for i=0 to N-2 do
    for j=i+1 to N-1 do
        if  $M_i > M_j$  then
            Swap  $M_i$  with  $M_j$ 
        end if
    end for
end for
Done
wait for s=0
go to the beginning
```


ASM Chart






Block diagram of the Datapath


ASM Chart



Timing Analysis



Sorting



Developing a software/hardware implementation using an FPro system

Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

Hardware Design:

H1. Basic circuit performing the required functionality

* datapath * controller * top-level * functional verification

H2. A wrapper matching the interface of an MMIO core

* design adjustments * coding * functional verification

Software Design:

S1. Software driver

* declarations (.h) * implementations (.cpp) * testing

S2. Application based on functions of custom and standard cores

Setting Size of Memory to Initialize & Sort

$SW3..SW0=k=\log_2 N$,
where N = number of elements to initialize and sort


k	N	w
4	16	8
6	64	8
9	512	16
10	1024	16
11	2048	16
12	4096	16
13	8192	16


Setting Size of Memory to Initialize & Sort

Suggested values:


1. Debugging: $k=4$
N=16 elements of the width $w=8$ bits
2. Demo: $k=4$ and $k=6$
N=16 and N=64 elements of the width $w=8$ bits
3. Timing measurements: $k=9..13$
from N=512 to N=8192 elements of the width $w=16$ bits

Sorting






Interface of every MMIO Core



Sorting



Developing a software/hardware implementation using an FPro system

Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

Hardware Design:

H1. Basic circuit performing the required functionality

* datapath * controller * top-level * functional verification

H2. A wrapper matching the interface of an MMIO core

* design adjustments * coding * functional verification

Software Design:

S1. Software driver

* declarations (.h) * implementations (.cpp) * testing


S2. Application based on functions of custom and standard cores

Setting Size of Memory to Initialize & Sort

$SW3..SW0=k=\log_2 N$,
where N = number of elements to initialize and sort

k	N	w
4	16	8
6	64	8
9	512	16
10	1024	16
11	2048	16
12	4096	16
13	8192	16

Data Transfer



I/O Register Map of the Sorting Core

		31	15	...	2	1	0		
MEMW_ri_REG	0				MEM				w
MEMR_ri_REG	1				MEM				r
N_REG	2				N				w
CTRL_REG	3				rw		init	s	w
STATUS_REG	4							Done	r

Writing to MEMW_ri_REG : Writing to MEM[ri] & ri++

Reading from MEMR_ri_REG : Reading from MEM[ri] & ri++

Writing to NREG_REG : Initializing N

Reading from STATUS_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout

Developing a software/hardware implementation using an FPro system

Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

Hardware Design:

H1. Basic circuit performing the required functionality

* datapath * controller * top-level * functional verification

H2. A wrapper matching the interface of an MMIO core


* design adjustments * coding * functional verification

Software Design:

S1. Software driver

* declarations (.h) * implementations (.cpp) * testing

S2. Application based on functions of custom and standard cores



IO Register Map of the Sorting Core

		31	15	...	2	1	0		
MEMW_ri_REG	0				MEM				w
MEMR_ri_REG	1				MEM				r
N_REG	2				N				w
CTRL_REG	3				rw	init	s	w	
STATUS_REG	4							Done	r

Writing to MEMW_ri_REG : Writing to MEM[ri] & ri++

Reading from MEMR_ri_REG : Reading from MEM[ri] & ri++

Writing to NREG_REG : Initializing N

Reading from STATUS_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout

IO Register Map of the Sorting Core

		31	15	...	2	1	0	
MEMW_ri_REG	0	MEM						W
MEMR_ri_REG	1	MEM						R
N_REG	2	N						W
CTRL_REG	3				rw	init	s	W
STATUS_REG	4	Done						R


Writing to MEMW_ri_REG : Writing to MEM[ri] & ri++

Reading from MEMR_ri_REG : Reading from MEM[ri] & ri++

Writing to NREG_REG : Initializing N

Reading from STATUS_REG : Reading Done

	rw	init	s	
Writing to CTRL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout



IO Register Map of the Sorting Core

		31	15	...	2	1	0	
MEMW_ri_REG	0	MEM						W
MEMR_ri_REG	1	MEM						r
N_REG	2	N						W
CTRL_REG	3	rw init s						W
STATUS_REG	4	Done						r


Writing to MEMW_ri_REG : Writing to MEM[ri] & ri++


Reading from MEMR_ri_REG : Reading from MEM[ri] & ri++

Writing to NREG_REG : Initializing N

Reading from STATUS_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout






Output	cs	write	read	addr	wr_data(2..0)
WrN=1	1	1	0	2	---
Wrs=1	1	1	0	3	-0-
Wrl=1	1	1	0	3	-10
WrMem=1	1	1	0	0	---
RdMem=1	1	0	1	1	---
RdStatus=1	1	0	1	4	---


Eri = WrMem or RdMem

Lri = Wrl


ASM Chart



Interface



Interface with the division into the Datapath and Controller w/o a Wrapper



Interface with the division into the Datapath and Controller with a Wrapper

