


1st stage: RTL hierarchy generation**2nd stage: Verilog code generation**