#### ECE 341 Midterm Exam

	SOLUTION	
Name:	JULU 11011	

Time allowed: 75 minutes

Total Points: 75
Points Scored:

#### Problem No. 1 (8 points)

For each of the following statements, indicate whether the statement is TRUE or FALSE:

- (a) A JK flip-flop can provide the same functionality as a T flip-flop. TRUE
- (b) Associative rule does not apply to the NAND and XOR operators. FALSE
- (c) Subtracting a negative integer from another negative integer in 2's complement binary arithmetic can cause an overflow. FALSE
- (d) If two 16-bit numbers are multiplied by using bit-pair recording of the multiplier, the number of summands is always less than or equal to 8. TRUE

## Problem No. 2 (12 points)

Multiple possible answers are provided for each of the following questions. Encircle **ALL** the correct answers in each case.

(a) A 16-bit **ripple-carry** adder is used to add two numbers X ( $x_{15}x_{14}x_{13}$ ..... $x_1x_0$ ) and Y ( $y_{15}y_{14}y_{13}$ .... $y_1y_0$ ) to generate a 16-bit sum S ( $s_{15}s_{14}s_{13}$ ..... $s_1s_0$ ). How many gate delays are required to compute  $s_{13}$ , after all the inputs have been applied?  $S_0$  is available after  $S_0$  and  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are delays are required to compute  $S_0$  and  $S_0$  are required

i. 8
ii. 25
iii. 27
iv. 31

So is available after 1 gate delays
so available after 3 gate delays
so available after 5 gate delays
so available after 5 gate delays
so available after 5 gate delays


- (b) A 16-bit **blocked carry-lookahead adder (CLA)** composed of four 4-bit CLA blocks is used to add the same numbers X and Y, as in part (a). Under which of the following conditions is the carry-out  $c_{16}$  equal to 1?
  - i.  $c_0 = 0$ , none of the CLA blocks generates a carry, but all the CLA blocks propagate a carry  $c_0 = 0$ , all the CLA blocks generate a carry, but none of the CLA blocks propagate a carry  $c_0 = 1$ , none of the CLA blocks generates a carry, but all the CLA blocks propagate a carry
- (c) A processor running at a clock speed of 2 GHz is able to complete 1 billion instructions in 7 seconds. Assume that the execution time is dominated by the memory access time needed to fetch instructions from memory and read/write data to memory in case of load/store

 $7 = \frac{1 \times 10^{12} \times 10^{12}}{2 \times 10^{9}}$   $\Rightarrow \text{Average CPI} = \frac{7 \times 2 \times 10^{9}}{1 \times 10^{9}} = 14$ Since there each memory access requires 10 cycles, there are 1.4 memory accesses ber instructions  $\Rightarrow 40\% \text{ load and store instructions}$ ii. 40% iii. 50% iv. 60%

# Problem No. 3 (20 points)

You are required to design a 2-bit synchronous counter by using a finite state machine. The counter has two external input signals u and v, which dictate the operation of the counter as follows: (i) If u = 0, v = 0**OR** u = 1, v = 1, the counter is reset to a value of "0", (ii) If u = 0, v = 1, the counter counts up, (iii) If u = 1, v = 0, the counter counts down. The outputs of the counter are the flip flop values themselves.

(a) Draw the state diagram for this state machine.




(b) Assume that D-flip flops are used to store the two state variables  $y_2$  and  $y_1$  and the state variable assignment is done in such a way that the number  $y_2y_1$  represents the count value. Show the

Present State		Inputs		Next	State
X 72	* 71	u	V	72	0
0	0	6	0	0	out cis I qualit
eason o old	0	mass a carry	blocks on	none of the CL/	1=0
	0 -	1	0	13 and O short	0
0	statemen at a	0	1		000
0	d by the memor	alderimah at	0	0	1 1)
10 0000	-6	150	O TOTAL	m m 2 230	tetch struct
	0	1	0	0 .	0
	0		0 -	- 0	0
1	1	0	0		00
			11	\ 0	O

(c) Derive the *minimal* logic expression to implement the next state value  $Y_1$  for the state variable  $y_1$ . You do not need to show the logic circuit implementation.

$$Y_{1} = \overline{y_{2}}\overline{y_{1}}uv + \overline{y_{2}}\overline{y_{1}}uv +$$

(d) Implement the logic function derived in part (c) by using a 4-input multiplexer.



Problem No. 4 (10 points)

A multiplier circuit employing Booth algorithm is used to multiply two signed numbers +14 (multiplicand) and -9 (multiplier) expressed in 2's complement binary notation. Show the Booth recording for the multiplier and calculate the product by using Booth algorithm.

110000010

recording for the multiplier and calculate the product by using Booth algorithm.


$$+14 = 0110$$
 $-9 = 10111$ 
 $-9 = 10111$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 
 $-1+100-1$ 

# Problem No. 5 (15 points)

A 5-stage RISC processor is used to execute the following sequence of instructions, one after the other:

Instruction 1: Add R3, R2, #100 Instruction 2: Load R4, 100 (R3) Instruction 3: Add R6, R4, R5

Assume that the initial contents of registers R2, R3, R4 and R5 are 86000, 87000, 88000 and 70 respectively. The contents of memory locations at addresses 86200, 87100 and 88000 are 50, 70 and 90, respectively. The processor data path discussed in class is shown in the following figure:



For <u>each</u> of the three instructions in the program, answer the following questions:

- (a) Which of the two inputs ("0" or "1") is selected by MuxB?
- (b) Which of the three inputs ("0", "1", or "2") is selected by MuxY?
- (c) What are the contents of register RA at the end of "instruction decode" stage?
- (d) What are the contents of register RY at the end of "memory access" stage?

These instructions are being executed one after the other in a sequence. The result of instruction 1 is used by instruction 2. Similarly the result of instruction 2 is used by instruction 3. Initially: [R2] = 86000, [R3] = 87000, [R4] = 88000, [R5] = 70 Instruction 1: [R3] = [R2] + 100 = 86000 + 100 = 86100 Instruction 2: [R4] = [100 + [R3]] = [100 + 86100] = [86200] = 50Instruction 3: [R6] = [R4] + [R5] = 50 + 70 = 1201, 1, 0 Immediate operations select 1, otherwise select 0 (a) O, 1, 0 "Load" instructions select 1, "add instr. select 0 (b) 86000, 86100, 50 moderne sidentino set MA 86(00, 50, 120) + (sx1.0) = I9) wsN (c) (d)

1.739 GHZ

N x 3.0 - 1.725 x 10 N

The proposed change increases the execution time

W 612 TH

## Problem No. 6 (10 points)

A processor P1 running at a clock speed of 2 GHz is used to execute a matrix multiplication program, whose instruction statistics are as follows:

Type of Instruction	Percentage of Total Instructions	Cycles per Instruction
Branch	10%	2
Load	30%	4
Store	20%	4
Arithmetic	40%	3

A circuit designer proposes an optimization to the processor ALU, which enables all the arithmetic instructions to complete in one fewer cycle. However, this change requires the clock period for P1 to be lengthened by 15%. Will this change increase or decrease the execution time of the matrix multiplication program? Please show all the calculations.

program? Please show all the calculations.

Sefore

Optimization

Clock Speed 
$$R = 2GHZ$$
 Clock period =  $1/2GHZ = 0.5 \text{ ns}$ 

Optimization

 $CPT = (0.1 \times 2) + (0.3 \times 4) + (0.2 \times 4) + (0.4 \times 3)$ 
 $= 3.4$ 

Execution Time = 
$$\frac{N \times 3.4}{2GHZ} = 1.7 \times 10^{-9} \text{ N}$$

After Optimization: Clock period is lengthered by 15%.

New Clock speed "R" = 
$$\frac{1}{\text{Clock period}} = \frac{1}{(0.5 \text{ns})(1.15)}$$

All the "arithmetic" instructions complete in 2 cycles (3-1=2)

New CPT =  $(0.1 \times 2) + (0.3 \times 4) + (0.2 \times 4) + (0.4 \times 2)$ 

= 3.0

New Execution time =  $\frac{N \times 3.0}{1.739 \text{ GHz}} = 1.725 \times 10^{9} \text{ N}$