#### **ECE 341 Final Exam**

	Name:
Time allowed: 2 hours	
Total Points: 100	
Points Scored:	

#### Problem No. 1 (10 points)

For each of the following statements, indicate whether the statement is **TRUE** or **FALSE**. Each correct answer carries <u>2</u> points. The answer for the last statement counts towards extra credit.

- (a) Any logic function expressed in a sum-of-products form can be implemented by using NAND gates.
- (b) Pipelining reduces the time needed to process a single instruction.
- (c) Increasing the cache block size while keeping the total cache size constant can sometimes hurt performance.
- (d) The cost per bit for DRAM is lower than the cost per bit for SRAM.
- (e) When interrupts are used to synchronize data transfer between a processor and an I/O device, the processor needs to repeatedly monitor the status of I/O device.
- (f) **(Extra credit question)** In port-mapped I/O, any machine instruction that can access memory can also be used to transfer data to an I/O device.

### Problem No. 2 (12 points)

Multiple possible answers are provided for each of the following questions. Only one answer is correct in each case. Encircle the correct answer for each question. Each correct answer carries  $\underline{4}$  points. The answer for the last question counts towards extra credit.

- (a) Consider a 8M x 64 memory built by using 512K x 16 memory chips. What is the total number of memory chips needed?
  - i. 16
  - ii. 32
  - iii. 64
  - iv. 128
- (b) A processor uses 44-bit virtual addresses with 4 kB pages. Which bits in the virtual address correspond to the "virtual page number" field?
  - i. The least significant 12 bits
  - ii. The most significant 12 bits
  - iii. The least significant 32 bits
  - iv. The most significant 32 bits

- (c) You are required to implement a logic function  $f = xy + yz + y\bar{z}$  in its **minimal** form. You can use any combination of 2-input logic gates. What is the **minimum** number of logic gates required to implement f?
  - i. 1 gate
  - ii. 2 gates
  - iii. 4 gates
- (d) **(Extra credit question)** A **non-pipelined** 5-stage RISC processor running at 2.5 GHz is used to execute a program P<sub>1</sub> with 1 billion instructions. 50% of the instructions in P<sub>1</sub> are Load or Store instructions. Assume that the processor does not use a cache. All the instruction fetch and data read/write requests are served by main memory with a fixed latency of 6 clock cycles. How long does it take for the processor to complete the program P<sub>1</sub>?
  - i. 1 second
  - ii. 2 seconds
  - iii. 5 seconds

#### Problem No. 3 (18 points)

Consider the following sequence of instructions being processed on the **pipelined** 5-stage RISC processor discussed in class:

Load R4, #100(R2) Add R5, R2, R3 Subtract R6, R4, R5 And R7, R2, R5

(a) **(6 points)** Identify all the data dependencies in the above instruction sequence. For each dependency, indicate the two instructions and the register that causes the dependency.

(b) (6 points) Assume that the pipeline does not use operand forwarding. Also assume the	<i>me enio</i> ening
sources of pipeline stalls are the data hazards. Draw a diagram that represents instru	ction flow
through the pipeline during each clock cycle. How long does it take for the instruction	1 sequence
to complete?	


(c) **(6 points)** Now, assume that the pipeline <u>uses</u> operand forwarding. There are separate forwarding paths from the outputs of stage-3 and stage-4 to the input of stage-3. Draw a diagram that represents the flow of instructions through the pipeline during each clock cycle. Indicate operand forwarding by arrows.

#### Problem No. 4 (12 points)

Consider the following instruction sequence being processed on the non-pipelined 5-stage RISC processor discussed in class:

Instruction 1: Load R4, #100(R2)
Instruction 2: Add R5, R3, R4
Instruction 3: Store R5, #200(R2)

The processor data path with all the control signals is shown in the following figure:



- (a) (8 points) Write down the values of following control signals:
  - I. B\_select during stage 3 of instruction processing (for each of the three instructions).
  - II. Y\_select during stage-4 of instruction processing (for instructions 1 and 2 only).
  - III. RF\_write during stage-5 of instruction processing (for each of the three instructions).


(b) **(4 points)** Assume that the initial contents of registers R2, R3 and R4 are 5000, 200 and 300, respectively. Also assume that the initial contents of memory address 5100 are 400. Write down the contents of inter-stage register *RY* after the completion of stage-4 for instructions 1 and 2.

## Problem No. 5 (18 points)

(a) (6 points) You are required to design a 2-bit synchronous counter by using a finite state machine. The counter has two external input signals r and x, which dictate the operation of the counter as follows: (i) If r = 0, x = 0, the counter counts up, (ii) If r = 0, x = 1, the counter counts down, (iii) If r = 1, the counter stops counting and retains its present value, irrespective of the value of x. The counter also has an output signal z, which is equal to 1 only if the present value of the counter is an odd number. Draw the state diagram for this state machine.

(b) (6 points) A 4-bit carry-lookahead adder (CLA) is used to add two numbers X (x<sub>3</sub>x<sub>2</sub>x<sub>1</sub>x<sub>0</sub>) and Y (y<sub>3</sub>y<sub>2</sub>y<sub>1</sub>y<sub>0</sub>) with a external carry-in of c<sub>0</sub>. Recall that the CLA computes the propagate functions (P<sub>3</sub>P<sub>1</sub>P<sub>2</sub>P<sub>0</sub>) and the generate functions (G<sub>3</sub>G<sub>2</sub>G<sub>1</sub>G<sub>0</sub>) at each bit position, and then uses them to compute the carry-out values (c<sub>4</sub>c<sub>3</sub>c<sub>2</sub>c<sub>1</sub>) at each bit position.
Show the logic expressions for the following outputs: (i) P<sub>3</sub>, (ii) G<sub>3</sub>, and (iii) c<sub>4</sub>.

(c) **(6 points)** The input waveforms for a <u>positive edge-triggered</u> JK flip flop are shown in the following figure. Assume that each waveform starts at time = 0 and output Q of the flip-flop has a logic value of "0" at time = 0. What is the logic value of output Q at the following points of time: (i) 10 ns, (ii) 20 ns, (iii) 40 ns?



#### Problem No. 6 (12 points)

A 5-stage pipelined RISC processor  $C_1$  running at 2.2 GHz is used to execute a program  $P_1$ . The instruction statistics for  $P_1$  are as follows:

Branches: 20% Loads: 20% Stores: 10%

Arithmetic Instructions: 50%

Assume that the program  $P_I$  has no data dependencies.  $C_I$  uses a dynamic branch predictor and a branch target buffer to predict the branch instructions with a prediction accuracy of 80%. The computation of actual branch outcomes is carried out in the "decode" stage. Also assume that  $C_I$  uses a cache such that 100% of the instruction fetches and x% of the data accesses hit in the cache. The penalty to access the main memory for a cache miss is 10 cycles.

A customer requires that the processor  $C_1$  must achieve a throughput of 2 billion instructions per second. Calculate the minimum value of x (data hit rate in the cache) which satisfies this requirement?

# Problem No. 7 (18 points)

(a) (6 points) A computer system uses 32-bit memory addresses. It has a 128K-byte 8-way set-associative cache, with 64 bytes per cache block. Assume that the size of each memory word is 1 byte. Calculate the number of bits in each of the *Tag*, *Set*, and *Word* fields of the memory address.

(b) (12 points) A processor has a small direct-mapped cache capable of holding four cache blocks. Each cache block consists of 32 words. The processor uses 12-bit memory addresses. Assume that the initial tag values for each cache block are as follows:

Block	Tag
00	00110
01	00001
10	00000
11	Invalid

The processor reads data sequentially from the following addresses: 32, 48, 64, 128

For each of the above addresses, indicate whether the cache access will result in a hit or a miss.