

extras (+)

- 12 cache
- ROB multiple commits
- branch pred
- ROB multiple broadcasts

instr
Circular Queue : Circular Queue
input: out internal
clk dataout front
ret, full end
datain size
engine
designer

| Valid | data |
|-------|------|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

Reservation Stations

not circular queue
need to track vacancy

addresses:

| | | | | |
|---|------|------|-----|------|
| 1 | ADDD | 2.0 | 0.0 | ROB0 |
| 2 | ADDD | ROB1 | 6.0 | ROB2 |
| 3 | SUBD | 2.0 | 0.0 | ROB3 |


inputs outputs

sal-t-i (RO) alu-t-o x 8

sal-t-i (RI)

operation-i

sal-t-i (rob)



sal-t


| | | |
|-------------|-------------|-------------|
| tag-brd-rs | tag-brd-rs | tag-brd-rs |
| rdy | rdy | rdy |
| data-brd-rs | data-brd-rs | data-brd-rs |

alu-t

| |
|-----------|
| sal-t |
| sal-t |
| operation |
| tag |

pc-t

| |
|-------------|
| pc |
| instruction |
| rs-br-inet |
| br-pred |



op operation op


ALU x8

inputs

alu-t-i

outputs

sal-t-o



fib (load)

inputs
mem_resp
mem_rdata-i

mstr - queue
reg-file
rob
memory

outputs

sal-t-o (rob)


mem_read_o

pci-t-i

sal-t-i (reg-file)

⊕ sal-t-i (rob)

fib: Circular Queue



Maybe merge?

fsb (store)

inputs

sal-t-i (reg-f)

sal-t-i (rob)

pci-t-i (instr-q)

mem_resp (memory)

outputs

mem_write

mem_wdata

regfile

inputs

sal-t-i (rob)

reg-num-i (rob)

don't use
tag

outputs

sal-t-o (reg-bus) x2

fib fcb rs

| | | |
|----|-----|------|
| F0 | 0.0 | |
| F2 | 2.0 | |
| F4 | 4.0 | ROB0 |
| F6 | 6.0 | ROB2 |
| F8 | 8.0 | ROB1 |

ROB :: circular Queue

inputs

reg-num-1 (inst queue)

~~engine-1 (inst queue)~~

outputs

full-0 (inst queue)

⊕ sal-t-0 (comm and bus)

reg-num-0 (reg file)

⊕ sal-t-0 (reg file) → only when dequne

dequne to inst queue if low = full

| | | | |
|---|------|----|-----|
| 0 | MULD | F8 | - |
| 1 | MULD | F8 | - |
| 2 | ADDD | F6 | - |
| 3 | SUBD | F8 | 2.0 |
| 4 | SUBI | | |
| 5 | BNEZ | | |
| 6 | ADDD | F4 | |

Branch Unit


store PC value in ROB

input

sal-t-i (reg file) x2

pci-t-i (inst queue)

output



Branch Predictor

inputs

pci-t-i (inst queue)

~~sal-t-i (reg file) x2~~


sal-t-i (rob)

outputs

| key | | | | |
|---------|--|--|--|--|
| PC | | | | |
| counter | | | | |
| val | | | | |

not 00
01
taken, 1






- instruction vs mem acc? → 2 caches
- adders? → one for each RS
- controller?
- most performance inc comes from load/st
- more RS → cycle time longer → slower processing

pc load = 0 when ig full

Controls

fetcher



instruction queue

datacnt = head

empty = head == tail

reservation stations

stall = 1 if full && next instr is computational

PC logic

pc-load = engine (ig)

pc-mux-sel = default = pc + 4

'
branch-pred if br-pred = 1

exe-br if br-en != br-pred