
comp
branch prediction unit
L1 cache
pc_br
+4
br_en
comp_ops
br_pred
pci_t
pc_mux
pc reg
reservation stations (branch)
lsq
pc_mux_sel
instruction cache
fetcher
data_in
decoder
instruction
stall
ALU
enqueue
instruction queue (circular)
rs1
stall
reservation stations (computation)
alu_t ops
data_out
empty
dequeue
rs2
reorder buffer (circular)
regfile
rs1_out
rs2_out
sal_t rdest
rdy = commit
sal_t alu_out
sal_t flb_out
sal_t broadcast_bus


- Branching
mem. 1st fetch
From instruction unit
Decoder
Reorder buffer
Instruction queue
Reg #
Data
FP registers
Load-store operations
Address unit
Floating-point operations
Operand buses
Load buffers
Operation bus
Store address
Store data
Address
3
2
1
Reservation stations
2
1
Memory unit
FP adders
FP multipliers
Load data
Common data bus (CDB)

extras (+)

- I$ cache
- branch pred
- ROB multiple commits
- ROB multiple broadcasts

instr

Circular Queue : Circular Queue

input : out internal

clk dataout front

rst, full end

datain size

enqueue

dequeue


Reservation Stations

not Circular queue

need to track vacancy

address:

| | | | | |
|---|---|---|---|---|
| 1 | ADDD | 2.0 | 0.0 | ROB0 |
| 2 | ADDD | ROB1 | 6.0 | ROB2 |
| 3 | SUBD | 2.0 | 0.0 | ROB3 |

inputs outputs

sal_t_i (R0) alu_t_o x8

sal_t_i (R1)

operation_i

sal_t_i (rob)

tag

data

flb

RS







sal_t

| | | |
|---|---|---|
| tag_brd_rs rdy<br>data_brd_rs | tag_brd_rs rdy<br>data_brd_rs | tag_brd_rs rdy<br>data_brd_rs |

alu_t

sal_t
sal_t
operation
tag

pc_t

pc
instruction
IS_br_inst
br_pred

operation

op op

## ALU x8

inputs
alu_t_i

outputs
sal_t_o




## flb (load)

inputs (instr_queue, reg_file, rob, memory)
mem_resp
mem_rdata_i
pci_t_i
sal_t_i (reg-file)
sal_t_i (rob)

outputs
sal_t_o (rob)
mem_read_o

flb: Circular Queue




Maybe merge?

## fsb (store)

inputs
sal_t_i (reg_f)
sal_t_i (rob)
pci_t_i (instr_q)
mem_resp (memory)

outputs
mem_write
mem_wdata

## regfile

inputs (don't use tag)
sal_t_i (rob)
reg_num_i (rob)

outputs (flb, fsb, rs)
sal_t_o (reg_bus) x2

| | | |
|---|---|---|
| F0 | 0.0 | |
| F2 | 2.0 | |
| F4 | 4.0 | ROB0 |
| F6 | 6.0 | ROB2 |
| F8 | 8.0 | ROB1 |

## ROB :: circular Queue

dequeue to inst queue if low = full

inputs

reg_num_i (inst queue)

~~enqueue_i (inst queue)~~

outputs

full_o (inst queue)

⊕ sal_t_o (comm bus) → broadcast whenever

reg_num_o (reg file)

⊕ sal_t_o (reg file) → only when dequeue

| | | | |
|---|---|---|---|
| 0 | MULD | F8 | - |
| 1 | MULD | F8 | - |
| 2 | ADDD | F6 | - |
| 3 | SUBD | F8 | 2.0 |
| 4 | SUBI | | |
| 5 | BNEZ | | |
| 6 | ADDD | F4 | |

## Branch Unit

store PC value in ROB

input

sal_t_i (reg file) x2

pci_t_i (inst queue)

output







## Branch Predictor

inputs

pci_t_i (inst queue)

~~sal_t_i (reg file) x2~~

sal_t_i (rob)

outputs







- instruction vs mem acc? → 2 caches
- adders? → one for each RS
- controller?

- most performance inc comes from load/st
- more RS → cycle time longer → slower processing

pc load = 0 when ig full

# Controls

## fetcher




### instruction queue

datacnt = head

empty = head == tail

### reservation stations

stall = 1 if full && next instr is computational

### pc logic

pc_load = enqueue (rq)

pc_mux_sel = default = pc+4

branch_pred if br_pred = 1

exe_br if br_en != br_pred