


- methodom vs mem acu? > 2 caches orders? one for each &s contioner?

- most performance inc comes from load /st
- more Rs -> cycle time longers slower processing

pc load = 0 When is full

## Controls

## fetcher



instruction quene

datacent = head

empty = head == tail

## nevervation stations

Stall = 1 rf full LL next motor is comprehentional

pc-mux-sel = defaut = pc+4

1	branch_pred	if	br-pred = 1
	ece-br	rf	bren != br-pred