Programming Heterogeneous Systems

Russel Arbore


Outline

- 1. What are heterogeneous systems?
- 2. Hercules
- 3. The future


48 Years of Microprocessor Trend Data

What are Heterogeneous Syster

- Hardware specialization has become primary method of improving hardware performance
- Generality is still important for many computing systems
- Many systems integrate different specialized components




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2019 by K. Rupp



A Simple Example

- Gaming PCs are one of the most prevalent (and oldest) examples of heterogeneous systems
- x86 CPU + NVIDIA GPU





- Two components to a program
 - Host API code (run on the CPU)
 - Device code (run on the GPU)
- CPU responsible for "controlling" the GPU
- Distributed memory
 - Message passing
- Explicit synchronization
- Often asynchronous

Standard C Code

```
g loba
void saxpy(int n, float a,
           float *x, float *y)
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  if (i < n) y[i] = a^{*}x[i] + y[i];
int N = 1<<20:
cudaMemcpy(x, d_x, N, cudaMemcpyHostToDevice);
cudaMemcpy(y, d_y, N, cudaMemcpyHostToDevice);
// Perform SAXPY on IM elements
saxpy <<< 4096,256>>> (N, 2.0, x, y);
cudaMemcpy(d_y, y, N, cudaMemcpyDeviceToHost);
```

1. Explicit partitioning of code

```
void saxpy(int n, float a,
           float *x, float *y)
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  if (i < n) y[i] = a^{*}x[i] + y[i];
int N = 1<<20:
cudaMemcpy(x, d_x, N, cudaMemcpyHostToDevice);
cudaMemcpy(y, d_y, N, cudaMemcpyHostToDevice);
// Perform SAXPY on IM elements
saxpy <<< 4096,256>>> (N, 2.0, x, y);
cudaMemcpy(d_y, y, N, cudaMemcpyDeviceToHost);
```

- 1. Explicit partitioning of code
- 2. Explicit message passing for communication

```
void saxpy(int n, float a,
           float *x, float *y)
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  if (i < n) y[i] = a^{*}x[i] + y[i];
int N = 1<<20:
cudaMemcpy(x, d_x, N, cudaMemcpyHostToDevice);
 udaMemcpy(y, d_y, N, cudaMemcpyHostToDevice);
// Perform SAXPY on IM elements
saxpy <<< 4096,256>>> (N, 2.0, x, y);
cudaMemcpy(d_y, y, N, cudaMemcpyDeviceToHost);
```

- 1. Explicit partitioning of code
- Explicit message passing for communication
- 3. Device specificities

```
void saxpy(int n, float a,
           float *x, float *y)
  if (i < n) y[i] = a^{*}x[i] + y[i];
int N = 1<<20;
cudaMemcpy(x, d_x, N, cudaMemcpyHostToDevice);
 udaMemcpy(y, d_y, N, cudaMemcpyHostToDevice)
  Perform SAXPY on IM elements
      <<4096,256>>> (N, 2.0, x, y);
udaMemcpy(d_y, y, N, cudaMemcpyDeviceToHost);
```

- 1. Explicit partitioning of code
- 2. Explicit message passing for communication
- 3. Device specificities

Not shown: synchronization!

```
void saxpy(int n, float a,
           float *x, float *y)
  if (i < n) y[i] = a^{*}x[i] + y[i];
int N = 1<<20:
   Memcpy(x, d_x, N, cudaMemcpyHostToDevice);
 udaMemcpy(y, d_y, N, cudaMemcpyHostToDevice)
  Perform SAXDY on IM elements
      <<4096,256>>> (N, 2.0, x, y);
udaMemcpy(d_y, y, N, cudaMemcpyDeviceToHost);
```

Challenges

- APIs are extremely error-prone
 - Synchronization is often a huge pain point
- CPU and GPU languages are different
 - Host API code must match the device code
- Must manually manage memory
- How do you incrementally develop a heterogeneous application?
 - Also, specific to a particular machine configuration!
- The most low level API, Vulkan, has struggled to gain adoption due to being "too hard" (!)

Domain specific languages (deep learning)

- PyTorch, JAX, Tensorflow, ...
- Compile tensor expressions into device and host code automatically
- Pros
 - Mostly transparent to the programmer
 - A *lot* of research has gone into making DL compilers work well in practice (high performance)
- Cons
 - Domain specific
 - Limited control flow
 - Don't play nice with code "outside" the DSL
 - Still two languages

```
dtype = torch.float
device = torch.device('cuda' if torch.cuda.is_available() else 'cpu')

# Randomly initialize weights and put the tensors on a GPU if available
a = torch.randn((5, 5), device=device, dtype=dtype)
b = torch.randn((5, 5), device=device, dtype=dtype)


# Matrix multiplication done on GPU
c = torch.mul(a,b)
print(" c: {}".format(c))
c: tensor([[ 0.1512,  0.0265,  1.1087,  0.0544, -2.0399],
```

```
[ 0.0277, 0.2530, 1.4738, -0.1850, 3.9369],
[ 0.0074, 0.0412, 0.7437, -0.0600, -0.0488],
[ -0.5553, -1.2324, 1.5299, -0.2288, 0.1586],
[ 0.5845, 0.1385, 0.9252, 0.1865, 0.0159]])
```

Command took 0.02 seconds -- by jules@databricks.com at 3/25/2021, 2:43:11 PM on Shared Autoscaling Americas

Juno & Hercules

- Juno is a programming language for writing code on different devices
 - Single language
 - Hardware agnostic
 - Scheduled
- Hercules is a compiler that lowers
 Juno code on to different hardware
 devices



```
#[entry]
   fn matmul < n, m, l: usize >
   (a: f32[n, m], b: f32[m, 1]) -> f32[n, 1] {
     let res : f32[n, 1];
     Couter for i in 0..n {
        @middle for j in 0..1 {
          @inner for k in 0..m {
            res[i, j] += a[i, k] * b[k, j];
10
11
12
      return res;
13 }
```

```
Figure 2.1: A Juno program to compute matrix multiplication.
 1 // Parallelize by computing output array as 16 blocks
 2 let par = matmul@outer \ matmul@inner;
 3 fork-chunk![4](par);
 4 let (outer, inner, _) = fork-reshape[[0,2],[1],[3]](par);
 5 parallelize! (outer \ inner);
 6 let body = outline(inner);
    cpu(body);
 8 // Tile for cache, assuming 64B cache lines
```

9 fork-tile! [16] (body);

Figure 2.2: A schedule to tile and parallelize the matrix multiplication in Figure 2.1.

let (outer, inner) = fork-reshape[[0,2,4,1,3],[5]](body);




Figure 2.3: The loop structure of matmul as it is scheduled. Blue blocks refer to the @inner loop, green blocks refer to the @middle loop, and red blocks refer to the @outer loop.




Figure 3.1: A Hercules IR function that adds all the elements in an array. Control nodes are red and data nodes are blue. Data dependencies are solid, control flow edges are dashed, control-data interactions are dotted.




Figure 3.2: A Hercules IR function performing matrix multiplication using fork-joins.

Single language for both CPU and GPU code




Figure 3.2: A Hercules IR function performing matrix multiplication using fork-joins.



- Single language for both CPU and GPU code
- 2. Communication is implicit in function type signature




Figure 3.2: A Hercules IR function performing matrix multiplication using fork-joins.

Code Generation


- Each Hercules function is lowered into one device function
 - Outlining splits Juno code into device functions
 - CPU backend lowers code to LLVM
 - GPU backend lowers code to CUDA
 - Intermediate functions (functions that call other functions) are lowered to async Rust
- Entry functions have async Rust interfaces generated


```
use hercules_rt::{runner, HerculesRefInto};
juno_build::juno!("matmul");
async fn invoke_matmul(
    i: u64, j: u64, k: u64, a: &[f32], b: &[f32]
) -> Box<[f32]> {
    let mut r = runner!(matmul);
    let c = r.run(i, j, k, a.to(), b.to()).await;
return c.as_slice().into();
}
```


Figure 6. Rust calling a matrix multiply Hercules function.


Takeaways


- Write application logic in a single, target agnostic language
- Use schedules to compile programs into heterogeneous device code
 - Write applications once, schedule per target machine configuration
- Competitive performance (see pre-print for details)



















Single coherent address space





- Single coherent address space
- Not reflected in the programming model!





Reality?

