Lab Assignment - 4

U21CS089

Garvit Shah

1) Write a C Program to Implement Two Pass Assembler.

```
PASS-1
// PASS 1 Of Two-Pass Assembler
#include <iostream>
#include <algorithm>
#include <vector>
#include <sstream>
#include <fstream>
using namespace std;
// To store mnemonics of the opcodes
// Operational Table.
struct OPtab
    string opcode;
    string mclass;
    string mnemonic;
};
// Hard-coding the class and mnemonic for respective opcode
struct OPtab optab[18] = {
    {"DIV", "IS", "08"},
{"READ", "IS", "09"},
{"PRINT", "IS", "10"},
{"START", "AD", "01"},
```

```
{"END", "AD", "02"},
    {"ORIGIN", "AD", "03"},
    {"EQU", "AD", "04"},
    {"LTORG", "AD", "05"},
    {"DC", "DL", "01"},
{"DS", "DL", "02"}};
// Function to fetch the opcode entry
int getOP(string s);
// Function to fetch the register code
int getRegID(string s);
// Function to fetch conditional code
int getConditionCode(string s);
// To store Symbol Table output
struct symTable
{
    int no;
    string sname;
    string addr;
};
struct symTable ST[10];
// Function to check presence of a particular 'symbol'
bool presentST(string s);
// Function to fetch the symbol entry
int getSymID(string s);
// To store Literal Table output
struct litTable
    int no;
    string lname;
    string addr;
};
struct litTable LT[10];
// Function to check presence of a particular 'literal'
bool presentLT(string s);
// Function to fetch the literal entry
int getLitID(string s);
// To store Pool Table output
struct poolTable
{
```

```
int no;
    string lno;
};
struct poolTable PT[10];
int main()
    ifstream fin:
    // input assembly code file
    // empty space (eg. no operand2 / no label) is denoted by "NAN"
    fin.open("src.asm");
    ofstream ic, st, lt, pt;
    // Saving the output of pass1 into pass2 source code directory.
    // Since it will be the input for pass2.cpp
    // The paths may change accordingly
    ic.open("ic.txt");
    st.open("symtable.txt");
    lt.open("littable.txt");
    pt.open("pooltable.txt");
    string label, opcode, op1, op2;
    int scnt = 0, lcnt = 0, nlcnt = 0, pcnt = 0, LC = 0;
    cout << "\n\tASSEMBLER PASS-1 OUTPUT" << endl:</pre>
    cout << "\n <LABEL\t0PC0DE\t0P1\t0P2\tLC\tINTERMEDIATE C0DE>" << endl;</pre>
   while (!fin.eof())
        // reading the assembly code line by line
        fin >> label >> opcode >> op1 >> op2;
        int id;
        // IC - Intermediate code, lc - LC processing,
        string IC, lc;
        // fetch the opcode entry
        id = getOP(opcode);
        IC = "(" + optab[id].mclass + "," + optab[id].mnemonic + ") ";
        // Individual cases for Assembly Directives (AD) - START, END,
ORIGIN, EQU, LTORG
        // no LC processing for AD so lc = "---"
```

```
if (opcode == "START")
    lc = "---";
    if (op1 != "NAN")
        LC = stoi(op1);
        IC += "(C," + op1 + ") NAN";
    }
}
if (opcode == "EQU")
    lc = "---";
    IC += " NAN NAN";
    if (presentST(label))
        ST[getSymID(label)].addr = ST[getSymID(op1)].addr;
    }
    else
    {
        ST[scnt].no = scnt + 1;
        ST[scnt].sname = label;
        ST[scnt].addr = ST[getSymID(op1)].addr;
        scnt++;
    }
}
else if (label != "NAN")
    if (presentST(label))
    {
        ST[getSymID(label)].addr = to_string(LC);
    }
    else
    {
        ST[scnt].no = scnt + 1;
        ST[scnt].sname = label;
        ST[scnt].addr = to_string(LC);
        scnt++;
    }
}
if (opcode == "ORIGIN")
{
    string token1, token2;
    char op;
    stringstream ss(op1);
    size_t found = op1.find('+');
    if (found != string::npos)
        op = '+';
```

```
}
            else
            {
                op = '-';
            getline(ss, token1, op);
            getline(ss, token2, op);
            lc = "---";
            if (op == '+')
                LC = stoi(ST[getSymID(token1)].addr) + stoi(token2);
                IC += "(S,0" + to_string(ST[getSymID(token1)].no) + ")+" +
token2 + "NAN ";
            else
                LC = stoi(ST[getSymID(token1)].addr) - stoi(token2);
                IC += "(S,0" + to string(ST[getSymID(token1)].no) + ")-" +
token2 + "NAN ";
        }
        if (opcode == "LTORG")
            cout << " " << label << "\t" << opcode << "\t" << op1 << "\t"
<< op2 << "\t";
            for (int i = lcnt - nlcnt; i < lcnt; ++i)
            {
                lc = to string(LC);
                IC = "(DL,01) (C,";
                string c(1, LT[i].lname[2]);
                IC += c + ")
                               NAN'';
                LT[i].addr = to_string(LC);
                LC++;
                if (i < lcnt - 1)
                    cout << lc << "\t" << IC << "\n\t\t\t\t";</pre>
                }
                else
                    cout << lc << "\t" << IC << endl;
                ic << lc << "\t" << IC << endl;
            }
            // managing pool table in LTORG
            PT[pcnt].lno = "#" + to_string(LT[lcnt - nlcnt].no);
            PT[pcnt].no = pcnt + 1;
            pcnt++;
            nlcnt = 0;
            continue;
```

```
}
        if (opcode == "END")
        {
            lc = "---";
            IC += " NAN NAN";
            cout << " " << label << "\t" << opcode << "\t" << op1 << "\t"
<< op2 << "\t" << lc << "\t" << IC << endl;
            ic << lc << "\t" << IC << endl;
            if (nlcnt)
                for (int i = lcnt - nlcnt; i < lcnt; ++i)
                     lc = to_string(LC);
                    IC = "(\overline{D}L,01) (C,";
                     string c(1, LT[i].lname[2]);
                    IC += c + ") NAN";
                    LT[i].addr = to string(LC);
                    LC++;
                    cout << "\t\t\t" << lc << "\t" << IC << endl;</pre>
                     ic << lc << "\t" << IC << endl;
                }
            }
            // managing pool table after END (if any literals are left)
            PT[pcnt].lno = "#" + to_string(LT[lcnt - nlcnt].no);
            PT[pcnt].no = pcnt + 1;
            pcnt++;
            break;
        }
        // Declarative Statements (DL)
        if (opcode == "DC" || opcode == "DS")
        {
            lc = to string(LC);
            if (opcode == "DS")
            {
                IC += "(C," + op1 + ") NAN";
                LC += stoi(op1);
            }
            else
                string c(1, op1[1]);
                IC += "(C," + c + ")";
                LC++;
            }
        }
```

```
// if not AD or DL then, Imperative Statements (IS)
        if (opcode != "START" && opcode != "END" && opcode != "ORIGIN" &&
opcode != "EQU" && opcode != "LTORG" && opcode != "DC" && opcode != "DS")
            if (op2 == "NAN")
            {
                if (op1 == "NAN")
                    lc = to string(LC);
                    LC++;
                    IC += " NAN NAN";
                }
                else
                    if (presentST(op1))
                        IC += "(S,0" + to_string(ST[getSymID(op1)].no) +
")";
                        lc = to_string(LC);
                        LC++;
                    }
                    else
                    {
                        ST[scnt].no = scnt + 1;
                        ST[scnt].sname = op1;
                        scnt++;
                        IC += "(S,0" + to_string(ST[getSymID(op1)].no) +
")";
                        lc = to string(LC);
                        LC++;
                    }
                }
            }
            else
                if (opcode == "BC")
                {
                    IC += "(" + to string(getConditionCode(op1)) + ")
                else
                {
                    IC += "(" + to string(getRegID(op1)) + ") ";
                if (op2[0] == '=')
                    // operand2 is a literal
                    LT[lcnt].no = lcnt + 1;
                    LT[lcnt].lname = op2;
                    lcnt++;
                    nlcnt++;
                    IC += "(L,0" + to string(LT[getLitID(op2)].no) + ")";
```

```
}
                else
                    // operand2 is a symbol
                    if (presentST(op2))
                         IC += "(S,0" + to_string(ST[getSymID(op2)].no) +
")";
                    }
                    else
                         ST[scnt].no = scnt + 1;
                         ST[scnt].sname = op2;
                         scnt++;
                         IC += "(S,0" + to_string(ST[getSymID(op2)].no) +
")";
                    }
                lc = to_string(LC);
                LC++;
            }
        }
        // console output
        cout << " " << label << "\t" << opcode << "\t" << op1 << "\t" <<
op2 << "\t" << lc << "\t" << IC << endl;
        ic << lc << "\t" << IC << endl;
    }
    cout <<
"\n----
<< endl;
    cout << " ~x~x~x~ SYMBOL TABLE ~x~x~x~" << endl;
    cout << "\n <NO.\tSYMBOL\tADDRESS>" << endl;</pre>
    for (int i = 0; i < scnt; ++i)
        cout << " " << ST[i].no << "\t " << ST[i].sname << "\t " <<
ST[i].addr << endl;</pre>
        st << ST[i].no << "\t " << ST[i].sname << "\t " << ST[i].addr <<
endl;
    cout <<
"\n----
<< endl:
    cout << " ~x~x~x~ LITERAL TABLE ~x~x~x~" << endl;
    cout << "\n <N0.\tLITERAL\tADDRESS>" << endl;</pre>
    for (int i = 0; i < lcnt; ++i)
        cout << " " << LT[i].no << "\t " << LT[i].lname << "\t " <<
LT[i].addr << endl;
```

```
lt << LT[i].no << "\t " << LT[i].lname << "\t " << LT[i].addr <<</pre>
endl;
    cout <<
"\n----
<< endl:
    cout << " ~x~x~x~ POOL TABLE ~x~x~x~" << endl;
    cout << "\n <N0.\tLITERAL N0.>" << endl;</pre>
    for (int i = 0; i < pcnt; ++i)
    {
        cout << " " << PT[i].no << "\t " << PT[i].lno << endl;</pre>
        pt << PT[i].no << "\t " << PT[i].lno << endl;</pre>
    }
    return 0;
}
// Function to fetch the opcode entry
int getOP(string s)
    for (int i = 0; i < 18; ++i)
        if (optab[i].opcode == s)
            return i;
    return -1;
}
// Function to fetch the register code
int getRegID(string s)
{
    if (s == "AREG")
    {
        return 1;
    else if (s == "BREG")
        return 2;
    else if (s == "CREG")
        return 3;
    else if (s == "DREG")
        return 4;
    }
    else
    {
        return -1;
    }
```

```
}
// Function to fetch conditional code
int getConditionCode(string s)
    if (s == "LT")
        return 1;
    else if (s == "LE")
        return 2;
    else if (s == "EQ")
        return 3;
    else if (s == "GT")
        return 4;
    else if (s == "GE")
        return 5;
    else if (s == "ANY")
        return 6;
    }
    else
        return -1;
}
// Function to check presence of a particular 'symbol'
bool presentST(string s)
{
    for (int i = 0; i < 10; ++i)
    {
        if (ST[i].sname == s)
            return true;
        }
    return false;
}
// Function to fetch the symbol entry
int getSymID(string s)
{
```

```
for (int i = 0; i < 10; ++i)
        if (ST[i].sname == s)
            return i;
    return -1;
}
// Function to check presence of a particular 'literal'
bool presentLT(string s)
    for (int i = 0; i < 10; ++i)
    {
        if (LT[i].lname == s)
            return true;
    return false;
}
// Function to fetch the literal entry
int getLitID(string s)
    for (int i = 0; i < 10; ++i)
        if (LT[i].lname == s)
            return i;
    return -1;
}
```

```
PASS - 2
// PASS 2 Of Two-Pass Assembler
#include <iostream>
#include <algorithm>
#include <vector>
#include <sstream>
#include <fstream>
using namespace std;
// Function to fetch symbol/literal address from symbol_table or
literal table
string table(ifstream &fin, string n)
{
    string no, name, addr;
    while (fin >> no >> name >> addr)
    {
        if (no == n)
            fin.seekg(0, ios::beg);
            return addr;
        }
    fin.seekg(0, ios::beq);
    return "NAN";
}
int main()
    ifstream ic, st, lt;
    // pass1 output files as input to pass2
    ic.open("ic.txt");
    st.open("symtable.txt");
    lt.open("littable.txt");
    // generate file output of machine code
    ofstream mc;
    mc.open("machine_code.txt");
    string lc, ic1, ic2, ic3;
    cout << "\n -- ASSEMBLER PASS-2 OUTPUT --" << endl;</pre>
    cout << "\n LC\t <INTERMEDIATE CODE>\t\tLC\t <MACHINE CODE>" <<</pre>
endl;
    // reading input file line by line
    while (ic >> lc >> ic1 >> ic2 >> ic3)
    {
        // machine code
```

```
string MC;
        // no machine code for AD and DL,02 i.e. DS opcodes
        if (ic1.substr(1, 2) == "AD" || (ic1.substr(1, 2) == "DL" &&
ic1.substr(4, 2) == "02"))
        {
            MC = " -No Machine Code-";
        // if opcode is DL i.e. DL,01 then display constant value at the
place of memory operand
        else if (ic1.substr(1, 2) == "DL" && ic1.substr(4, 2) == "01")
            MC = "00\t0\t0" + ic2.substr(3, 1);
        else
        {
            // IS opcode
            if (ic1 == "(IS,00)")
            { // specifically for STOP
                MC = ic1.substr(4, 2) + "\t0\t000";
            else if (ic2.substr(1, 1) == "S")
            { // if opcode in pass1 was ORIGIN
                MC = ic1.substr(4, 2) + "\t0\t" + table(st, ic2.substr(4, 4))
1));
            }
            else
                if (ic3.substr(1, 1) == "S")
                    // for symbols
                    MC = ic1.substr(4, 2) + "\t" + ic2.substr(1, 1) + "\t"
+ table(st, ic3.substr(4, 1));
                else
                    // for literals
                    MC = ic1.substr(4, 2) + "\t" + ic2.substr(1, 1) + "\t"
+ table(lt, ic3.substr(4, 1));
        }
        if (ic1 == "(AD,03)")
            // just for console output display format
            cout << " " << lc << "\t" << ic1 << "\t" << ic3
<< "\t\t\t" << lc << "\t" << MC << endl;
            mc << lc << "\t" << MC << endl:
            continue;
        }
        // console output
        cout << " " << lc << "\t" << ic1 << "\t" << ic2 << "\t " << ic3 <<
"\t\t\t" << lc
```

After Executing PASS-1

```
ASSEMBLER PASS-1 OUTPUT
<LABEL OPCODE OP1
                           0P2
                                     LC
                                              INTERMEDIATE CODE>
                                              (AD,01) (C,200) NAN
(IS,04) (1) (L,0
(IS,05) (1) (S,0
NAN
        START
                  200
                           NAN
                           ='5'
NAN
        MOVER
                  AREG
                                     200
                                                                  (L,01)
                                     201
                                                                  (S, 01)
NAN
        MOVEM
                  AREG
                           Α
L00P
        MOVER
                  AREG
                           Α
                                     202
                                               (IS,04) (1)
                                                                  (S,01)
                                               (IS,04) (3)
                                     203
                                                                  (S, 03)
Nan
        MOVER
                  CREG
                           В
                           ='1'
        ADD
                  CREG
                                     204
                                               (IS,01) (3)
                                                                  (L,02)
Nan
                                              (IS,04)
(IS,04)
(IS,04)
(IS,04)
                  AREG
                                     205
                                                        (1)
NAN
        MOVER
                           Α
                                                                  (S,01)
                                     206
NAN
        MOVER
                  CREG
                           В
                                                        (3)
                                                                  (S,03)
NAN
        MOVER
                  AREG
                                     207
                           Α
                                                        (1)
                                                                  (S,01)
NAN
        MOVER
                  CREG
                           В
                                     208
                                                        (3)
                                                                  (S,03)
                                                                  (S,01)
NAN
        MOVER
                  AREG
                           Α
                                     209
                                               (IS,04)
                                                        (1)
                           NEXT
                                                                  (5,04)
NAN
        BC
                  any
                                     210
                                               (IS,07) (6)
        LTORG
                           NAN
                                               (DL,01) (C,5)
NAN
                 NAN
                                     211
                                                                 NAN
                                              (DL,01) (C,1)
(IS,04) (1)
(IS,02) (1)
                                     212
213
                                                                 NAN
                                                                 (S,01)
(L,02)
(S,05)
NAN
        MOVER
                  AREG
                           Α
                           ='1'
NEXT
        SUB
                  AREG
                                     214
                           BACK
                                     215
                                               (IS,07) (1)
NAN
        BC
                 LT
LAST
        ST0P
                 NAN
                           NAN
                                     216
                                               (IS,00)
                                                        NAN
                                                                 NAN
        ORIGIN
                           NAN
                                               (AD,03) (S,02)+2NAN
Nan
                 L00P+2
                                               (IS,03) (3)
        MULT
                  CREG
                                     204
                                                                  (S,03)
Nan
                           В
                                               (AD,03) (S,06)+1NAN
        ORIGIN
                 LAST+1
                           NAN
NAN
                                               (DL,02)
(AD,04)
        DS
                           NAN
                                     217
                                                        (C,1)
                                                                 NAN
                  1
                  L00P
                           NAN
                                                                  NAN
BACK
        EQU
                                                        NAN
        DS
                           NAN
                                     218
                                               (DL,02) (C,1)
                                                                 NAN
                                               (AD,02) NAN
NAN
        END
                  NAN
                           NAN
                                                                 NAN
                                     219
                                                                  NAN
                                               (DL,01) (C,1)
```

ic.txt

```
≣ ic.txt
Assign4 > ≣ ic.txt
      --- (AD,01) (C,200) NAN
      200 (IS,04) (1) (L,01)
      201 (IS,05) (1) (S,01)
      202 (IS,04) (1) (S,01)
      203 (IS,04) (3) (S,03)
      204 (IS,01) (3) (L,02)
      205 (IS,04) (1) (S,01)
      206 (IS,04) (3) (S,03)
      207 (IS,04) (1) (S,01)
      208 (IS,04) (3) (S,03)
      209 (IS,04) (1) (S,01)
      210 (IS,07) (6) (S,04)
      211 (DL,01) (C,5)
      212 (DL,01) (C,1)
                          Nan
      213 (IS,04) (1) (S,01)
      214 (IS,02) (1) (L,02)
      215 (IS,07) (1) (S,05)
      216 (IS,00) NAN
      --- (AD,03) (S,02)+2NAN
      204 (IS,03) (3) (S,03)
      --- (AD,03) (S,06)+1NAN
      217 (DL,02) (C,1)
      --- (AD,04) NAN
      218 (DL,02) (C,1)
                          NAN
      --- (AD,02) NAN
                          NAN
      219 (DL,01) (C,1)
                          NAN
```

symtable.txt

```
≡ symtable.txt ×

@ q1.cpp
Assign4 > ≡ symtable.txt
             Α
       1
                 217
       2
             L00P
                      202
       3
             В
                 218
       4
             NEXT
                      214
       5
             BACK
                      202
       6
             LAST
                      216
```

pooltable.txt



machine_code.txt

```
G q1.cpp
              @ q2.cpp

≡ machine_code.txt ×

Assign4 > ≡ machine_code.txt
      --- -No Machine Code-
      200 04
             1
                 211
      201 05 1
                217
      202 04 1
                217
      203 04 3 218
      204 01 3
                212
      205 04 1
                217
      206 04 3
                218
      207 04 1 217
      208 04 3
                218
 10
      209 04 1
                217
 11
 12
      210 07 6 214
      211 00 0
 13
                005
 14
      212 00 0
                001
      213 04 1
                217
 15
      214 02 1
                212
 17
      215 07 1
                202
 18
      216 00 0
                 000
      --- -No Machine Code-
 19
```