



Digital Electronics & Logic Design

(EC 207)



Dr. Vivek Garg

Department of Electronics Engineering

S. V. National Institute of Technology (SVNIT)
Surat

email: vivekg@eced.svnit.ac.in; vivekgarg0101@gmail.com



Course Outline



PN DIODE AND TRANSITOR

(04 Hours)

PN Diode Theory, PN Characteristic and Breakdown Region, PN Diode Application as Rectifier, Zener Diode Theory, Zener Voltage Regulator, Diode as Clamper and Clipper, Photodiode Theory, LED Theory, 7 Segment LED Circuit Diagram and Multi Colour LED, LASER Diode Theory and Applications, Bipolar Junction Transistor Theory, Transistor Symbols And Terminals, Common Collector, Emitter and Base Configurations, Different Biasing Techniques, Concept of Transistor Amplifier, Introduction to FET Transistor And Its Feature.

WAVESHAPING CIRCUITS AND OPERATIONAL AMPLIFIER

(06 Hours)

Linear Wave Shaping Circuits, RC High Pass and Low Pass Circuits, RC Integrator and Differentiator Circuits, Nonlinear Wave Shaping Circuits, Two Level Diode Clipper Circuits, Clamping Circuits, Operational Amplifier OP-AMP with Block Diagram, Schematic Symbol of OP-AMP, The 741 Package Style and Pinouts, Specifications of Op-Amp, Inverting and Non-Inverting Amplifier, Voltage Follower Circuit, Multistage OP-AMP Circuit, OP-AMP Averaging Amplifier, OP-AMP Subtractor.

BOOLEAN ALGEBRA AND SWITCHING FUNCTIONS

(04 Hours)

Basic Logic Operation and Logic Gates, Truth Table, Basic Postulates and Fundamental Theorems of Boolean Algebra, Standard Representations of Logic Functions- SOP and POS Forms, Simplification of Switching Functions-K-Map and Quine-Mccluskey Tabular Methods, Synthesis of Combinational Logic Circuits.

COMBINATIONAL LOGIC CIRCUIT USING MSI INTEGRATED CIRCUITS

(07 Hours)

9/23/2021



Course Outline



Binary Parallel Adder; BCD Adder; Encoder, Priority Encoder, Decoder; Multiplexer and Demultiplexer Circuits; Implementation of Boolean Functions Using Decoder and Multiplexer; Arithmetic and Logic Unit; BCD to 7-Segment Decoder; Common Anode and Common Cathode 7-Segment Displays; Random Access Memory, Read Only Memory And Erasable Programmable ROMS; Programmable Logic Array (PLA) and Programmable Array Logic (PAL).

INTRODUCTION TO SEQUENTIAL LOGIC CIRCUITS

(04 Hours)

Basic Concepts of Sequential Circuits; Cross Coupled SR Flip-Flop Using NAND or NOR Gates; JK Flip-Flop Rise Condition; Clocked Flip-Flop; D-Type and Toggle Flip-Flops; Truth Tables and Excitation Tables for Flip-Flops; Master Slave Configuration; Edge Triggered and Level Triggered Flip-Flops; Elimination of Switch Bounce using Flip-Flops; Flip-Flops with Preset and Clear.

SEQUENTIAL LOGIC CIRCUIT DESIGN

(06 Hours)

Basic Concepts of Counters and Registers; Binary Counters; BCD Counters; Up Down Counter; Johnson Counter, Module-N Counter; Design of Counter Using State Diagrams and Table; Sequence Generators; Shift Left and Right Register; Registers With Parallel Load; Serial-In-Parallel-Out (SIPO) And Parallel-In-Serial-Out(PISO); Register using Different Type of Flip-Flop.

REGISTER TRANSFER LOGIC

(04 Hours)

Arithmetic, Logic and Shift Micro-Operation; Conditional Control Statements; Fixed-Point and Floating-Point Data; Arithmetic Shifts; Instruction Code and Design Of Simple Computer.

PROCESSOR LOGIC DESIGN

(03 Hours)

Processor Organization; Design of Arithmetic Logic Unit; Design of Accumulator.

CONTROL LOGIC DESIGN

(04 Hours)

Control Organization; Hard-Wired Control; Micro Program Control; Control Of Processor Unit; PLA Control.



Course Text and Materials



- Schilling Donald L. and Belove E., "Electronics Circuits- Discrete and Integrated", 3rd Ed., McGraw-Hill, 1989, Reprint 2008.
- Millman Jacob, Halkias Christos C. and Parikh C., "Integrated Electronics", 2nd Ed., McGraw-Hill, 2009.
- Taub H. and Mothibi Suryaprakash, Millman J., "Pulse, Digital and Switching Waveforms", 2nd Ed., McGraw-Hill, 2007.
- Mano Morris, "Digital Logic and Computer Design", 5th Ed., Pearson Education, 2005.
- Lee Samual, "Digital Circuits and Logic Design", 1st Ed., PHI, 1998.





- Basic building blocks of a digital circuit
- Data processing on the circuit is controlled using transistors
- Output depends on the logic gate and the input
- Input is one of two states high or low
- Output is one of two states high or low
- There are seven types of logic gates






- Inverter (NOT Gate)
- AND Gate
- OR Gate
- Exclusive-OR (XOR) Gate
- NAND Gate = AND Gate + Inverter
- NOR Gate = OR Gate + Inverter
- Exclusive-NOR Gate = XOR Gate + Inverter





There are three basic types of logic gate.


AND gate




OR gate



NOT gate


















Inverter
$$x \longrightarrow F = x'$$

Buffer
$$x - F = x$$







$$y \longrightarrow F$$

$$F = (xy)'$$

X	у	F
0	0	1
0	1	1
1	0	1
1	1	0





NOR
$$y = \int_{0}^{x} F = (x + y)' = \int_{0}^{x} \int_{0}^{y} \frac{y}{1} \frac{y}{0}$$
1 1 0

$$\sum_{z}^{x}$$
 $(x + y + z)'$





Exclusive-OR
$$(XOR)$$
 $= x \oplus y$ $= x$






Exclusive-NOR or equivalence
$$x \longrightarrow F$$
 $F = xy + x'y'$ $x \longrightarrow Y$ $x \longrightarrow Y$











Basic Postulates and Theorems

Postulate 2

Postulate 5

Theorem 1

Theorem 2

Theorem 3, involution

Postulate 3, commutative

Theorem 4, associative

Postulate 4, distributive

Theorem 5, DeMorgan

Theorem 6, absorption

(a)
$$x + 0 = x$$

(a)
$$x + x' = 1$$

(a)
$$x + x = x$$

(a)
$$x + 1 = 1$$

$$(x')' = x$$

(a)
$$x + y = y + x$$

(a)
$$x + (y + z) = (x + y) + z$$

(a)
$$x(y+z) = xy + xz$$

(a)
$$(x + y)' = x' y'$$

(a)
$$x + xy = x$$

(b)
$$x \cdot 1 = x$$

(b)
$$x \cdot x' = 0$$

(b)
$$x \cdot x = x$$

(b)
$$x \cdot 0 = 0$$

(b)
$$xy = yx$$

(b)
$$x(yz) = (xy) z$$

(b)
$$x + yz = (x + y)(x + z)$$

(b)
$$(xy)' = x' + y'$$

(b)
$$x(x + y) = x$$





Examples

$$x(x'+y)$$

$$x'$$
 y' $z + x'$ $yz + xy'$

$$xy + x'z + yz = xy$$


$$(x'yz' + x'y'z)'$$


$$[x(y'z'+yz)]'$$







Examples
















Venn Diagram











Canonical and Standard Forms

Minterms and Maxterms

				Minterms	Maxte	rms
х	у	z	Term	Designation	Term	Designation
0	0	0	x'y'z'	$m_{_0}$	x + y + z	M_{0}
0	0	1	x'y'z	$m_{_1}$	x + y + z'	M_{1}
0	1	0	x'yz'	$m_2^{}$	x + y' + z	M_2
0	1	1	x'yz	m_3	x + y' + z'	M_3
1	0	0	xy'z'	$m_{_4}$	x' + y + z	M_4
1	0	1	xy'z	m_5	x' + y + z'	M_5
1	1	0	xyz'	m_6	x' + y' + z	M_6
1	1	1	xyz	m_{7}	x' + y' + z'	M_{γ}





Canonical and Standard Forms

X	y	Z	F_1	F_{2}	F_3	$F_{_4}$
0	0	0	0	0	0	0
0	0	1	0	1	1	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0





Canonical and Standard Forms

Х	y	z	Function f_1	Function f_2
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	I	0	0	1
1	1	1	1	1

$$f_1 = (x + y + z)(x + y' + z)(x + y' + z')(x' + y + z')(x' + y' + z)$$

= $M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6$

$$f_2 = (x + y + z)(x + y + z')(x + y' + z)(x' + y + z) = M_0 M_1 M_2 M_4$$





Canonical and Standard Forms

$$F = A + B'C$$


$$F = xy + x'z$$







Simplification of Boolean Functions

K-Map







$$\begin{array}{c|cccc}
x & 0 & 1 \\
0 & 1 \\
x & 1 & 1
\end{array}$$






Simplification of Boolean Functions

K-Map

Fill the function $\Sigma m(0,1,3)$ in K- Map and simplify



- 1. Fill the 1s.
- 2. Form the largest rectangles of 1s
- 3. Check if any of the rectangles is not required. (largest should be selected)
- 4. Write the result.

Rectangle: Group of Squares of power 2, ie., 1, 2, 4, 8 etc.





Simplification of Boolean Functions

K-Map

F=A'B+AB'







Simplification of Boolean Functions

K-Map


m_0	<i>m</i> ₁	m ₃	m ₂
m ₄	m ₅	m ₇	<i>m</i> ₆

$$F = x'yz + x'yz' + xy'z' + xy'z$$





$$F = x'yz + xy'z' + xyz + xyz'$$









Simplification of Boolean Functions

K-Map

$$F(x,y,z) = \sum_{x} (0, 2, 4, 5, 6)$$

$$F = A'C + A'B + AB'C + BC$$









Simplification of Boolean Functions

K-Map

Simplify $\Sigma m(0,1,2,3,4,5)$ using K- Map

Simplify Σ m (0,2,4,5,6) using K- Map





Simplification of Boolean Functions

K-Map

<i>m</i> ₀	m ₁	m ₃	m ₂
m ₄	m ₅	m ₇	m ₆
m ₁₂	m ₁₃	m ₁₅	m ₁₄
m ₈	m ₉	m ₁₁	m ₁₀

	VZ		у	,
vx	00	01	11	10
00	w'x'y'z'	w'x'y'z	w'x'yz	w'x'yz'
01	w'xy'z'	w'xy'z	w'xyz	w'xyz'
11	wxy'z'	wxy'z	wxyz	wxyz'
10	wx'y'z'	wx'y'z	wx'yz	wx'yz'






Simplification of Boolean Functions

K-Map

$$F(w,x,y,z) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

$$F = A'B'C' + B'CD' + A'BCD' + AB'C'$$







Simplification of Boolean Functions

K-Map

Simplify Σ m (0,1,2,4,5,6,8,9,10,12,13) using K- Map





Simplification of Boolean Functions

Don't care conditions

- Function is not specified in certain variable value combinations.
 - The input combinations never occur (e.g. BCD)
 - We do not care what the output is response to these inputs.
- Outputs are unspecified for the input combinations. Such functions are called incompletely specified functions.
- Unspecified minterms of the function: don't care conditions
- Used to provide further simplification of the functions.
- Marked with a 'X' and be used as adjacent term for simplification.





Simplification of Boolean Functions


- $F(A,B,C,D)=\Sigma m(1,3,7,11,15)$
- $d(A,B,C,D)=\Sigma m(0,2,5)$





Simplification of Boolean Functions

- $F(A,B,C,D)=\Sigma m(1,3,7,11,15)$
- $d(A,B,C,D)=\Sigma m(0,2,5)$








36

Simplification of Boolean Functions

- $F(A,B,C,D)=\Sigma m(1,3,7,11,15)$
- $d(A,B,C,D)=\Sigma m(0,2,5)$






Logic Operations and Logic Gates



Simplification of Boolean Functions

- $F(A,B,C,D)=\Sigma m(1,3,7,11,15)$
- $d(A,B,C,D)=\Sigma m(0,2,5)$

Incompletely specified function can be implemented using algebraically different expressions.



B




Logic Operations and Logic Gates



Problem (POS)

- $F(A,B,C,D)=\Sigma m(1,3,7,11,15)$
- $d(A,B,C,D)=\Sigma m(0,2,5)$





Logic Operations and Logic Gates



Simplification of Boolean Functions






Prime Implicants

- Can be obtained from the map
 - A single '1' on a map is a prime implicant if there is no adjacent square
 - Two adjacent 1s form a prime implicant if it is not part of rectangle containing 4 or more 1s.
 - 4 1s form a rectangle representing prime implicant if it is not part of a bigger rectangle containing 8 or more squares of 1s.
- Each essential prime implicant contains atleast one square of 1 which is not contained in any other prime implicant.












$$F = \sum (0, 1, 2, 8, 10, 11, 14, 15)$$

	(a)	(b)	(c)
	w x y z	wxyz	w x y z
0	0000√	0, 1 000-	0, 2, 8, 10 - 0 - 0
	-	$0, 2 0 0 - 0 \sqrt{}$	0, 8, 2, 10 - 0 - 0
1	0001√	0, 8 -0.00	10, 11, 14, 15 1 - 1 -
2	0 0 1 0 √		10, 14, 11, 15 1 -1 -
8	$1\ 0\ 0\ 0\ $	2, 10 −010√	
		8, 10 1 0 - 0 $\sqrt{}$	
10	1010√		
		10, 11 1 0 1 $-$	
11	1011√	10, 14 1 $-$ 1 0 $$	
14	1110√		
	96 (2) 92 (2) (0)	11, 15 1 − 1 1 √	
15	$1 \ 1 \ 1 \ 1 \ $	14, 15 1 1 1 $-\sqrt{}$	

$$F = w' x' y' + x' z' + w y$$







$$F = w' x' y' + x' z' + w y$$





(a)		(b)		(c)
0		0, 1 (1)		0, 2, 8, 10 (2, 8)
	_	0, 2 (2)	\checkmark	0, 2, 8, 10 (2, 8)
1	$\sqrt{}$	0, 8 (8)	\checkmark).
2	\checkmark	2, 10 (8)	- √	10, 11, 14, 15 (1, 4)
8	$\sqrt{}$	8, 10(2)	\checkmark	10, 11, 14, 15 (1, 4)
	_	10, 11 (1)	- √	
10	_ √			
11	\checkmark	10, 14 (4)	√	
14	\checkmark	3		
15	_ \	11, 15 (4)	\checkmark	
		14, 15 (1)	\checkmark	





			50 50	취
(a)		(b)	(c)
0001	1	√	1, 9 (8)	8, 9, 10, 11 (1, 2)
0100	4	\checkmark	4, 6 (2)	8, 9, 10, 11 (1, 2)
1000	8		8, 9 (1) √	\$.
			8, 10 (2) √	
0110	6	\checkmark		
1001	9	\checkmark	6, 7 (1)	
1010	10	\checkmark	9, 11 (2) √	
			10, 11 (1) $$	
0111	7		-	
1011	11	\checkmark	7, 15 (8)	
			11,15 (4)	
1111	15	\checkmark		






Prime-implicants

	Binary	
Decimal	w x y z	Term
1, 9 (8)	- 0 0 1	x' y' z
4, 6 (2)	01 - 0	w'xz'
6, 7(1)	0 1 1 -	w'xy
7, 15 (8)	- 111	xyz
11, 15(4)	1 -1 1	wyz
8, 9, 10, 11 (1, 2)	1 0	wx'







$$F = x' y' z + w' x z' + x y z + w x'$$





		1	4	6	7	8	9	10	11	15
$\sqrt{x'y'z}$	1, 9	X					X			
$\sqrt{w'} x z'$	4, 6		X	X						
w' x y	6, 7			X	X					
x y z	7, 15				X					X
wyz	11, 15								X	X
$\sqrt{wx'}$	8, 9, 10, 11					X	X	X	X	
		√	1	1		1	1	1	1	

$$F = x' y' z + w' x z' + w x' + x y z$$




Digital Logic Circuits



COMBINATIONAL CIRCUITS	SEQUENTIAL CIRCUITS
Output depends only on the present value of the inputs.	Output depends on both the present and previous state values of the inputs
These circuits will not have any memory as their outputs change with the change in the input value.	Sequential circuits have some sort of memory as their output changes according to the previous and present values.
There are no feedbacks involved.	In a sequential circuit the outputs are connected to it as a feedback path.
Used in basic Boolean operations	Used in the designing of memory devices.
Implemented in: Half adder circuit, full adder circuit, multiplexers, de-multiplexers, decoders and encoders.	Implemented in: RAM, Registers, counters and other state retaining machines.







Design Process

- 1. The problem is stated.
- 2. The number of available input variables and required output variables is determined.
- 3. The input and output variables are assigned letter symbols.
- The truth table that defines the required relationships between inputs and outputs is derived.
- 5. The simplified Boolean function for each output is obtained.
- 6. The logic diagram is drawn.







Adders

Half-Adder

X	у	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = x'y + xy'$$
$$C = xy$$











Full-Adder

X	У	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$S=x'y'z+x'yz'+xy'z'+xyz$$





$$S = z \oplus (x \oplus y)$$
= $z'(x y' + x'y) + z(x y' + x'y)'$
= $z'(x y' + x'y) + z(x y + x'y')$
= $x y'z' + x'yz' + x yz + x'y'z$

$$C = z(x \ y' + x'y) + x \ y = x \ y'z + x'yz + x \ y$$













Subtractors

Half-Subtractor

X	У	В	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$D = x'y + x y'$$
$$B = x'y$$





Full-Subtractor

x	у	z	В	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = x'y'z + x'yz' + x y'z' + x yz$$

$$B = x'y + x'z + yz$$



