



## Digital Electronics & Logic Design

(EC 207)



Dr. Vivek Garg

Department of Electronics Engineering

S. V. National Institute of Technology (SVNIT)
Surat

email: vivekg@eced.svnit.ac.in; vivekgarg0101@gmail.com



### **Course Outline**



#### PN DIODE AND TRANSITOR

(04 Hours)

PN Diode Theory, PN Characteristic and Breakdown Region, PN Diode Application as Rectifier, Zener Diode Theory, Zener Voltage Regulator, Diode as Clamper and Clipper, Photodiode Theory, LED Theory, 7 Segment LED Circuit Diagram and Multi Colour LED, LASER Diode Theory and Applications, Bipolar Junction Transistor Theory, Transistor Symbols And Terminals, Common Collector, Emitter and Base Configurations, Different Biasing Techniques, Concept of Transistor Amplifier, Introduction to FET Transistor And Its Feature.

#### WAVESHAPING CIRCUITS AND OPERATIONAL AMPLIFIER

(06 Hours)

Linear Wave Shaping Circuits, RC High Pass and Low Pass Circuits, RC Integrator and Differentiator Circuits, Nonlinear Wave Shaping Circuits, Two Level Diode Clipper Circuits, Clamping Circuits, Operational Amplifier OP-AMP with Block Diagram, Schematic Symbol of OP-AMP, The 741 Package Style and Pinouts, Specifications of Op-Amp, Inverting and Non-Inverting Amplifier, Voltage Follower Circuit, Multistage OP-AMP Circuit, OP-AMP Averaging Amplifier, OP-AMP Subtractor.

#### BOOLEAN ALGEBRA AND SWITCHING FUNCTIONS

(04 Hours)

Basic Logic Operation and Logic Gates, Truth Table, Basic Postulates and Fundamental Theorems of Boolean Algebra, Standard Representations of Logic Functions- SOP and POS Forms, Simplification of Switching Functions-K-Map and Quine-Mccluskey Tabular Methods, Synthesis of Combinational Logic Circuits.

COMBINATIONAL LOGIC CIRCUIT USING MSI INTEGRATED CIRCUITS

(07 Hours)



### **Course Outline**



Binary Parallel Adder; BCD Adder; Encoder, Priority Encoder, Decoder; Multiplexer and Demultiplexer Circuits; Implementation of Boolean Functions Using Decoder and Multiplexer; Arithmetic and Logic Unit; BCD to 7-Segment Decoder; Common Anode and Common Cathode 7-Segment Displays; Random Access Memory, Read Only Memory And Erasable Programmable ROMS; Programmable Logic Array (PLA) and Programmable Array Logic (PAL).

#### INTRODUCTION TO SEQUENTIAL LOGIC CIRCUITS

(04 Hours)

Basic Concepts of Sequential Circuits; Cross Coupled SR Flip-Flop Using NAND or NOR Gates; JK Flip-Flop Rise Condition; Clocked Flip-Flop; D-Type and Toggle Flip-Flops; Truth Tables and Excitation Tables for Flip-Flops; Master Slave Configuration; Edge Triggered and Level Triggered Flip-Flops; Elimination of Switch Bounce using Flip-Flops; Flip-Flops with Preset and Clear.

#### SEQUENTIAL LOGIC CIRCUIT DESIGN

(06 Hours)

Basic Concepts of Counters and Registers; Binary Counters; BCD Counters; Up Down Counter; Johnson Counter, Module-N Counter; Design of Counter Using State Diagrams and Table; Sequence Generators; Shift Left and Right Register; Registers With Parallel Load; Serial-In-Parallel-Out (SIPO) And Parallel-In-Serial-Out(PISO); Register using Different Type of Flip-Flop.

#### REGISTER TRANSFER LOGIC

(04 Hours)

Arithmetic, Logic and Shift Micro-Operation; Conditional Control Statements; Fixed-Point and Floating-Point Data; Arithmetic Shifts; Instruction Code and Design Of Simple Computer.

#### PROCESSOR LOGIC DESIGN

(03 Hours)

Processor Organization; Design of Arithmetic Logic Unit; Design of Accumulator.

#### CONTROL LOGIC DESIGN

(04 Hours)

Control Organization; Hard-Wired Control; Micro Program Control; Control Of Processor Unit; PLA Control.




### **Course Text and Materials**




- Schilling Donald L. and Belove E., "Electronics Circuits- Discrete and Integrated", 3rd Ed., McGraw-Hill, 1989, Reprint 2008.
- Millman Jacob, Halkias Christos C. and Parikh C., "Integrated Electronics", 2nd Ed., McGraw-Hill, 2009.
- Taub H. and Mothibi Suryaprakash, Millman J., "Pulse, Digital and Switching Waveforms", 2nd Ed., McGraw-Hill, 2007.
- Mano Morris, "Digital Logic and Computer Design", 5th Ed., Pearson Education, 2005.
- Lee Samual, "Digital Circuits and Logic Design", 1st Ed., PHI, 1998.













### **Modes of Operation**

Mode	E-B Junction	C-B Junction	
Active	Forward	Reverse	
Saturation	Forward	Forward	
Cut-off	Reverse	Reverse	


Active Mode: Transistor as an amplifier

Cutoff, and Saturation: Switching Operation






### **Transistor Operation in Active Mode:**







#### **Transistor Operation in Active Mode:**




Current Components:-

$$I_{co} = I_{p,o} + I_{nco}$$
 $I_{E} = I_{B} + I_{C}$ 
 $I_{c} = \alpha I_{E} + I_{co}$ 
 $A = \frac{I_{c}}{I_{E}}$ 
 $I_{co} \rightarrow Small$ 
 $A \rightarrow (0.95 - 0.99)$ 






### **Transistor Operation in Active Mode:**








### **Physical Structure of Transistor:**








### **Schematic Symbols of BJT:**







### **Transistor Configuration: CB**



$$I_{E} = I_{B} + I_{C}$$


$$I_{C} = \lambda I_{E} + I_{CO}$$


$$\lambda = I_{C}$$





#### **Transistor Configuration: CE**





$$I_{E} = I_{B} + I_{C} \qquad 0$$

$$I_{C} = \lambda I_{E} + I_{CO} \qquad 2$$

$$I_{C} = \lambda (I_{B} + I_{C}) + I_{CO}$$

$$I_{C} = \lambda (I_{B} + I_{C}) + I_{CO}$$

$$I_{C} = (\lambda I_{B} + I_{C}) + I_{CO}$$


$$I_{C} = (\lambda I_{B} + I_{C}) + I_{CO}$$


$$I_{C} = (\lambda I_{C} + I_{C}$$





#### **Transistor Configuration: CC**





$$I_{E} = I_{B} + I_{C} \qquad 0$$

$$I_{C} = \angle I_{E} + I_{CBO} \qquad 2$$

$$I_{C} = A_{D} + A_{CBO} \qquad 2$$

$$I_{E} = I_{B} + (A_{D} + I_{CBO})$$

$$I_{E} = (I_{-A}) = I_{B} + I_{CBO}$$

$$I_{E} = (I_{-A}) + (I_{-A}) = I_{CBO}$$


$$I_{E} = (I_{D} + A_{CBO})$$


$$I_{E} = (I_{D} + A_{CBO})$$






#### **Characteristics of BJT: CB**







Ilp characteristics!-

IE VS VEB (VCB - constant)

-> By varying VCB, family of curvu will be observed.

Olp. characteristics! -


Ic Vs VCB (IE -> Constant)

-> family of curves will be observed with varying IE.






**Input Characteristics: CB** 








#### **Output Characteristics: CB**








### **Transistor Configuration: CE**







### **Transistor Configuration: CE**




I/P characteristics CE configuration

DW -> Depletion Width.





### **Transistor Configuration: CE**







84

#### **Transistor Configuration: CE**






### **Transistor Configuration: Comparison**


Transistor Configuration Summary Table				
Transistor Configuration	Common Base	Common Collector (Emitter Follower)	Common Emitter	
Voltage Gain	High	Low	Medium	
Current Gain	Low	High	Medium	
Power Gain	Low	Medium	High 🗸	
Input / Output Phase Relationship	0°	0°	180° 🗸	
Input Resistance	Low	High 🗸	Medium	
Output Resistance	High ~	Low	Medium	





### **Transistor Biasing**













### **Transistor Biasing** (Load Line)














#### **Transistor Biasing** (Stability Factor)

$$S = rac{dI_C}{dI_{CO}}$$
  $I_C = eta I_B + (eta + 1) I_{CO}$ 

$$1=eta rac{dI_B}{dI_C} + (eta+1) rac{dI_{CO}}{dI_C}$$

$$1 = eta rac{dI_B}{dI_C} + rac{(eta + 1)}{S}$$

$$S = rac{eta + 1}{1 - eta \left(rac{dI_B}{dI_C}
ight)}$$




Since 
$$\frac{dI_{CO}}{dI_{C}}=\frac{1}{S}$$





### **Transistor Biasing (Fixed Biasing)**



#### **Stability Factor**

$$S = rac{eta + 1}{1 - eta \left(rac{dI_B}{dI_C}
ight)}$$
  $rac{dI_B}{dI_C} = 0$ 

$$S = \beta + 1$$

$$+V_{CC}-I_BR_B-V_{BE}=0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$I_C = \beta I_B$$

$$V_{CE} + I_C R_C - V_{CC} = 0$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CE} = V_C - V_E$$

$$V_{CE} = V_C$$


$$V_{BE} = V_B - V_E$$

$$V_{BE} = V_B$$






### **Transistor Biasing (Fixed Biasing)**



Draw the load line, and find:

- a)  $I_B$  and  $I_C$
- b) V<sub>CE</sub>
- c)  $V_B$  and  $V_C$
- $d) V_{BC}$




Ans: 
$$-$$
 IB = 47.08 MA  
Ic = 2.35 mA  
 $V_{CE} = 6.38 V$   
 $V_{C} = 6.38 V$   
 $V_{BC} = -6.13 V$ 





#### **Transistor Biasing (Collector to base bias)**



$$I_B = rac{V_{CC} - V_{BE} - I_C R_L}{R_L + R_B}$$

$$R_B = rac{V_{CC} - V_{BE} - I_C R_L}{I_B}$$


$$rac{dI_B}{dI_C} = -rac{R_L}{R_L + R_B}$$

$$S = rac{1 + eta}{1 + eta \left(rac{R_L}{R_L + R_B}
ight)}$$





### **Transistor Biasing (Emitter Bias)**



$$+V_{CC}-I_BR_B-V_{BE}-I_ER_E=0$$

$$I_E = (\beta + 1)I_B$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$

$$+I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$

$$I_E \cong I_C$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$


$$V_E = I_E R_E$$

$$V_{CE} = V_C - V_E$$





### **Transistor Biasing (Emitter Bias)**



Ans:- 
$$I_B = 40.1 \, \text{MA}$$
 $I_C = 2.01 \, \text{mA}$ 
 $V_C = 13.97 \, \text{mA}$ 
 $V_C = 15.98 \, \text{mag}$ 
 $V_B = 2.01 \, \text{mag}$ 
 $V_B = 13.27 \, \text{mag}$ 


Draw the load line, and find:

- a)  $I_B$  and  $I_C$
- b)  $V_C$ ,  $V_E$ ,  $V_{CE}$
- c)  $V_B$  and  $V_C$
- $d) V_{BC}$





#### **Transistor Biasing (Voltage Divider Bias)**




$$S = rac{(eta+1)(R_0+R_3)}{R_0+R_E+eta R_E} \ = (eta+1) imes rac{1+rac{R_0}{R_E}}{eta+1+rac{R_0}{R_E}} = (eta+1) imes rac{1}{eta+1} = 1$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$





#### **Transistor Biasing (Voltage Divider Bias)**




$$S = \frac{(\beta+1)(R_0+R_3)}{R_0+R_E+\beta R_E} = (\beta+1) \times \frac{1+\frac{R_0}{R_E}}{R_0+R_E+\beta R_E} = (\beta+1) \times \frac{1+\frac{R_0}{R_E}}{R_0+R_E+\beta R_E} = (1+\frac{R_0}{R_0+R_0+R_0}) \times \frac{(1+\frac{R_0}{R_0+R_0})}{(1+\frac{R_0}{R_0+R_0})} \times \frac{(1+\frac{R_$$

$$S = rac{(eta + 1)(R_0 + R_3)}{R_0 + R_E + eta R_E} \ = (eta + 1) imes rac{1 + rac{R_0}{R_E}}{eta + 1 + rac{R_0}{R_E}} = (eta + 1) imes rac{1}{eta + 1} = 1$$





### **Transistor Biasing (Voltage Divider Bias)**



Ans:-


Draw the load line, and find:


- a)  $I_B$  and  $I_C$
- b)  $V_C$ ,  $V_E$ ,  $V_{CE}$
- c)  $V_B$  and  $V_C$
- $d) V_{BC}$






- ☐ It consists of a p-type or n-type silicon bar comprising of two pn-junctions
- Bar forms the conducting channel for the charge carriers
- ☐ If the bar is n-type: N-Channel JFET, if it is p-type: P-Channel JFET












 $I_D = I_{DSS}$ 


constants -



n-Channel JFET







→ As Vas becomes more negative


Id decreases

→ When Vas=Vp, ID→D

→ at Vas = 0, ID = IDSS


→ As Vas → applied

ID 1 → Vp 1 → BV 1













### **FET vs BJT Comparison**

- ☐ FET is an unipolar device, while BJT is a bipolar device
- □ It has very high input impedance
- ☐ FET is voltage controlled device, BJT is current controlled device
- ☐ For amplification, BJT is operated in active region, while FET should be operated in saturation region

