


C10 Machine à état (MAE) / Finite State Machine (FSM)

Yann DOUZE

1




Machine de Moore et Mealy



- Machine de Moore→ les sorties ne dépendent que de l'état courant.
- Machine de Mealy → les sorties dépendent de l'état courant et des entrées.

2




4

Description VHDL : Machine de Moore (à éviter, moins performante)

2 process


- 1 process synchrone pour déterminer le prochain état en fonction de l'état courant et des entrées.
- 1 process combinatoire qui permet de déterminer les sorties en fonction de l'état courant.



4



Description VHDL : Machine de Moore (à éviter, moins performante)



```
architecture FSM of EXEMPLE is
  type StateType is (Idle, Go1, Go2);
  Signal State : StateType;
process(Clk, Reset)
  if Reset = '1' then
    State <= Idle;
  elsif Rising_edge(Clk) then
    case State is
    when Idle =>
      if Start = '1' then
         State <= Go1;
      end if;
    when Go1 =>
      State <= Go2;
    when Go2 =>
      State <= Idle:
    end case;
  end if;
```

```
output : process(State)
begin
  F <= '0';
  G <= '0';
  if State = Go1 then
    F <= '1';
  elsif State = Go2 then
    G <= '1';
  end if;
end process;
end architecture;</pre>
```

5

5




Description VHDL : Machine de Mealy resynchronisé.

• 1 seul process synchrone qui permet en même temps de :


end process;

- Déterminer la logique du prochain état en fonction de l'état courant
- Déterminer l'état des sorties en fonction de l'état courant et des entrées






Description VHDL: Machine de Mealy




```
when Go1 =>
architecture FSM of EXEMPLE is
                                                State <= Go2;
  type StateType is (Idle, Go1, Go2);
                                                 G <= '1';
  Signal State : StateType;
                                                F <= '0';
begin
                                               when Go2 =>
process(Clk, Reset)
                                                State <= Idle;
begin
                                                 G <= '0';
  if Reset = '1' then
                                               end case;
    State <= Idle;
                                            end if;
    G <= '0';
    F <= '0';
                                          end process;
                                         end architecture;
  elsif Rising_edge(Clk) then
  case State is
    when Idle =>
      if Start = '1' then
  State <= Go1;</pre>
        F <= '1';
       end if;
```

7

7





Code VHDL du codeur AMI when E1 =>if Din = '1' then architecture MAE of AMI is State <= E0; type StateType is (E0, E1, E2, E3); moins <= '0'; plus <= '1'; Signal State : StateType; E0 begin end if: Plus = '1' process(Clk, Reset) din = '0' when E2 =>if Din = '1' then begin Moins = 0State <= E0; if Reset = '1' then plus <= '1'; State <= E1; moins <= '0'; plus <= '0'; elsif Din = '0' then moins <= '0'; E1 E3 State <= E1; elsif Rising edge(Clk) then plus <= '0'; din = `1' Plus = '0'din Plus = '0'case State is moins <= '0'; Moins = 0Moins = 0when E0 =>if Din = '0' then end if; State <= E3; when E3 =>if Din = '1' then plus <= '0'; State <= E2; moins <= '0'; plus <= '0'; elsif Din = '1' then moins <= '1'; din = 0E2 State <= E2; din = `1' end if; Plus = '0'moins <= '1'; end case; plus <= '0'; Moins = 1end if; end process; 10