C9 – Ge

C9 – Generic, generate

Yann DOUZE

Port map

```
-- entité du composant COUNTER
entity COUNTER is
                                                        Valeur par défaut
  port (CLK, RST: in Std logic;
              : in Std logic := \0';
         UpDn
                           Std logic vector(2 downto 0));
                  : out
end entity;
-- Architecture STRUCT d'un composant BLOK instanciant COUNTER
architecture STRUCT of BLOK is
                                                            Non connecté
begin
  -- association par position
  G1: entity work.COUNTER port map (Clk32MHz, RST, open, Count);
  -- association par nom
  G2 : entity work.COUNTER port map( RST => RST,
                                       CLK => Clk32MHz
                                       Q(2) \Rightarrow Q1MHz,
                                       Q(1) \Rightarrow Q2MHz,
                                       Q(0) \Rightarrow Q4MHz);
end architecture:
                                                             VHDL 93
```

Compteur 8 bits

```
entity COUNTER8BIT is
  port (CLK, RST: in Std logic;
            : out Std logic vector( 7 downto 0));
end entity;
architecture RTL of COUNTER8BIT is
  signal CNT: unsigned (7 downto 0);
begin
  process (CLK, RST)
  begin
    if RST = '1' then
      CNT <= "00000000";
    elsif rising edge(CLK) then
      CNT \leftarrow CNT + 1;
    end if;
  end process;
  Q <= std logic vector(CNT);</pre>
end architecture;
```



Compteur génériques

```
entity COUNTER is
generic(N : integer:=8);
port (CLK, RST: in Std logic;
            : out Std logic vector (N-1 downto 0));
end entity;
architecture RTL of COUNTER is
  signal CNT: unsigned (N-1 downto 0);
begin
  process (CLK, RST)
  begin
    if RST = '1' then
      CNT <= (others => '0');
    elsif rising edge(CLK) then
      CNT <= CNT + '1';
    end if;
  end process;
  Q <= std logic vector(CNT);</pre>
end architecture:
```




Instanciation d'un composant générique

```
-- l'entité du composant COUNTER
entity COUNTER is
 generic(N : integer:=8);
 port (CLK, RST : in Std logic;
            : out Std logic vector(N-1 downto 0));
end entity;
-- Utilisé dans l'architecture STRUCT d'un composant BLOK
architecture STRUCT of BLOK is
  signal Count4: std logic vector(3 downto 0);
  signal Count6: std-logic vector(5 downto 0);
begin
-- association par position
 U1: entity work.COUNTER generic map (4)
  port map(CLK , RST, Count4);
-- association par nom
 U2: entity work.COUNTER generic map (N => 6)
 port map (CLK => CLK, RST => RST, Q => Count6);
end architecture:
```

Les délais génériques

```
-- Entité du composant NAND2
entity NAND2 is
  generic (TPLH, TPHL: TIME := 0 NS);
  port (A, B: in Std logic;
         F : out Std logic);
end entity;
-- Architecture STRUCT du composant BLOK
architecture STRUCT of BLOK is
  signal N1, N2, N3, N4, N5, N6, N7, N8, N9 : Std logic;
begin
  G1: entity work.NAND2 generic map (1.9 NS, 2.8 NS)
      port map (N1, N2, N3);
  G2: entity work.NAND2 generic map (TPLH => 2 NS, TPHL => 3 NS)
      port map (A => N4, B => N5, F => N6);
  G3: entity work.NAND2 port map (A \Rightarrow N7, B \Rightarrow N8, F \Rightarrow N9);
end architecture;
```

Instruction generate



Additionneur structurel générique

```
entity ADDN is
  generic(N: positive :=4);
  port ( Cin : in std logic;
          A,B: in std logic vector (N-1 downto 0);
          Cout : out std logic;
          SUM: out std logic vector(N-1 downto 0));
end entity;
architecture STRUCT of ADDN is
signal C: std logic vector (N downto 0);
begin
  C(0) \leq Cin;
  L1: for I in A'reverse range generate
     U1 : entity work.ADDC1 port map(
     Cin \Rightarrow C(I), A \Rightarrow A(I), B \Rightarrow B(I),
     SUM \Rightarrow SUM(I), Cout \Rightarrow C(I+1);
  end generate;
  Cout \leq C(N);
end architecture:
```