

UART on ESP32S3

with ESP-IDF + FreeRTOS:

A Practical Guide






Table of Contents

Table of Contents

1. Introduction
2. ESP32S3 UART Basics in ESP-IDF
3. FreeRTOS-Oriented UART Design Patterns
4. Minimal Working UART Example (Task-Friendly)
5. Event-Driven UART Reception (Recommended)
6. Building a Practical Framing Protocol Over UART
7. TX Architecture for Reliable Sending
8. Hardware Flow Control (RTS/CTS) and High Throughput
9. RS-485 and Half-Duplex Notes (Optional)
10. Debugging and Validation
11. Performance, Power, and Reliability Tips
12. Checklist and Best Practices Summary




Introduction

Introduction

UART is still one of the most practical ways to communicate with "the outside world" in IoT:

cellular modems, GNSS modules, RS-485 transceivers, external MCUs, and even a PC terminal via USB-UART. On the ESP32S3, using UART correctly is less about calling the right driver functions and more about architecture: you must avoid blocking your system, handle bursts, define message boundaries (framing), and recover from errors.

This guide focuses on ESP-IDF's UART driver plus FreeRTOS patterns that scale: event-driven RX, decoupled TX, safe buffering, and clear ownership of data flow. You will see multiple code snippets and a complete end-to-end reference design.



2. ESP32S3 UART Basics in ESP-IDF

2. ESP32S3 UART Basics in ESP-IDF

2.1 UART peripherals and typical usage

ESP32S3 commonly exposes UART0/1/2

(naming depends on IDF version and target).

UART0 is frequently used for

console/programming on many boards, so for

"outside world" devices you often select UART1

or UART2 to avoid conflicts with logs and

flashing.

Practical recommendation:

- Use UART0 for logs/console (default) unless you deliberately re-route console.
- Use UART1/2 for external modules.

2. ESP32S3 UART Basics in ESP-IDF

2.2 Pin routing via GPIO matrix

ESP32S3 can route UART signals to many GPIOs.

You configure pins with `uart_set_pin()`.

Notes:

- Always share ground with the external device.
- Confirm voltage levels (ESP32S3 GPIO is 3.3V logic).
- If your module is 1.8V, you need a level shifter.

2. ESP32S3 UART Basics in ESP-IDF

2.3 Serial format and flow control

UART format choices:

- Baud rate: 9600 to >2M depending on device
- Data bits: usually 8
- Parity: none/even/odd (device dependent)
- Stop bits: 1 is typical

Flow control:

- None: simple, but can lose data under bursts
- RTS/CTS: strongly recommended for high throughput, bursty devices, or when CPU is busy



3. FreeRTOS- Oriented UART Design Patterns

3. FreeRTOS-Oriented UART Design Patterns

3.1 The problem with "just read in a loop"

If you do blocking reads/writes inside a high-priority task, you can:

- starve other tasks
- trigger watchdog resets
- lose data due to small buffers and slow parsing
- make the system hard to debug

3. FreeRTOS-Oriented UART Design Patterns

3.2 A scalable pattern: split responsibilities

A robust UART design usually has:

1. **UART RX task:** reads bytes from UART driver and pushes them to a parser buffer or stream buffer
2. **Parser task (or logic task):** turns bytes into messages/commands/events
3. **UART TX task:** pulls outgoing frames from a queue and writes them to UART

Benefits:

- RX stays fast and deterministic
- parsing can be slower without overflowing UART FIFO
- TX is serialized and can be rate-limited
- application logic stays clean

3. FreeRTOS-Oriented UART Design Patterns

3.3 Data decoupling primitives

Use these FreeRTOS primitives:

- **Queue:** for message objects or pointers to allocated buffers
- **StreamBuffer** or **RingBuffer:** for byte streams and burst absorption
- **EventGroups:** for signaling "connected", "ready", "error", etc.


Rule of thumb:

- If you need to transport bytes, consider **StreamBuffer**.
- If you need to transport discrete messages, use **Queue**.

3. FreeRTOS-Oriented UART Design Patterns

3.4 Priorities and timeouts

- RX task: medium-high priority (not the highest in the system)
- Parser task: medium priority
- TX task: medium priority
- Always use timeouts (ticks), not infinite blocks everywhere



4. Minimal Working UART Example (Task-Friendly)

4. Minimal Working UART Example (Task-Friendly)

This is the baseline: configure UART, install driver, create a task that reads with timeouts, and provide a simple write function. It is not yet "production-grade", but it is safe for beginners.

4.1 Minimal init

```
1  #include "freertos/FreeRTOS.h"
2  #include "freertos/task.h"
3  #include "driver/uart.h"
4  #include "driver/gpio.h"
5  #include "esp_log.h"
6  #include <string.h>
7
8  // UART configuration parameters
9  #define UART_PORT          UART_NUM_1
10 #define UART_TX_PIN        GPIO_NUM_17
11 #define UART_RX_PIN        GPIO_NUM_18
12 #define UART_RTS_PIN       UART_PIN_NO_CHANGE
13 #define UART_CTS_PIN       UART_PIN_NO_CHANGE
14
15 #define UART_BAUD_RATE      115200
16 #define UART_RX_BUF_SIZE    2048
17 #define UART_TX_BUF_SIZE    2048
18
19 static const char *TAG = "uart_min";
20
21 // Initialize UART with minimal configuration
22 static void uart_min_init(void) {
```

4. Minimal Working UART Example (Task-Friendly)

```
21 // Initialize UART with minimal configuration
22 static void uart_min_init(void) {
23     uart_config_t cfg = {
24         .baud_rate = UART_BAUD_RATE,
25         .data_bits = UART_DATA_8_BITS,
26         .parity     = UART_PARITY_DISABLE,
27         .stop_bits  = UART_STOP_BITS_1,
28         .flow_ctrl  = UART_HW_FLOWCTRL_DISABLE,
29         .source_clk = UART_SCLK_DEFAULT,
30     };
31
32     // Install UART driver
33     ESP_ERROR_CHECK(uart_driver_install(UART_PORT, UART_RX_BUF_SIZE,
34                                         UART_TX_BUF_SIZE, 0, NULL, 0));
35
36     // Set UART parameters
37     ESP_ERROR_CHECK(uart_param_config(UART_PORT, &cfg));
38
39     // Set UART pins
40     ESP_ERROR_CHECK(uart_set_pin(UART_PORT, UART_TX_PIN, UART_RX_PIN,
41                                   UART_RTS_PIN, UART_CTS_PIN));
42
43     // Optional: reduce log noise if UART shares pins with console.
44     ESP_LOGI(TAG, "UART initialized on port %d", UART_PORT);
45 }
```


4. Minimal Working UART Example (Task-Friendly)

4.2 Minimal RX task (timeout-based)

```
1 static void uart_rx_task(void *arg) {
2
3     uint8_t buf[256];
4
5     while (1) {
6         // Read up to sizeof(buf) bytes, wait up to 20 ms.
7         int n = uart_read_bytes(UART_PORT, buf, sizeof(buf),
8                                 pdMS_TO_TICKS(20));
9         if (n > 0) {
10            // For demonstration: print as a hex dump or
11            // forward to parser.
12            ESP_LOGI(TAG, "RX %d bytes", n);
13            // In real systems, do NOT do heavy logging in
14            // RX loops at high rates.
15        }
16
17        // Always yield to avoid tight-looping if nothing arrives.
18        vTaskDelay(pdMS_TO_TICKS(10));
19    }
20 }
```

4. Minimal Working UART Example (Task-Friendly)

4.3 Minimal TX function




```
1 static int uart_send_bytes(const uint8_t *data, size_t len) {  
2     // uart_write_bytes may block until there is space in the  
3     // TX buffer.  
4     // Keep payloads small here; production design uses a  
5     // TX task + queue.  
6     return uart_write_bytes(UART_PORT, (const char *)data, len);  
7 }
```

4.4 app_main



```
1 void app_main(void) {  
2     uart_min_init();  
3  
4     xTaskCreate(uart_rx_task, "uart_rx_task", 4096, NULL, 10, NULL);  
5  
6     const char *hello = "Hello from ESP32S3 UART\r\n";  
7     uart_send_bytes((const uint8_t *)hello, strlen(hello));  
8 }
```

This works, but for real IoT modules you should move to the event-driven pattern in the next section.



5. Event-Driven UART Reception (Recommended)

[illegible]

5. Event-Driven UART Reception (Recommended)

5.2 RX task driven by UART events

Key idea:

- Wait on the event queue.
- When UART_DATA arrives, read exactly what is available.
- Handle overflow events by flushing input and resetting the event queue.

```
1  #include "freertos/queue.h"
2  #include "driver/uart.h"
3
4  static void uart_event_rx_task(void *arg)
5  {
6      uart_event_t evt;
7      uint8_t *rx = (uint8_t *)malloc(1024);
8      if (!rx) {
9          ESP_LOGE(TAG, "malloc failed");
10         vTaskDelete(NULL);
11         return;
12     }
13
14     while (1) {
15         // Wait for UART event.
16         if (xQueueReceive(uart_evt_queue, &evt, portMAX_DELAY) == pdTRUE) {
17             switch (evt.type) {
18                 case UART_DATA: {
19                     int to_read = evt.size;
20                     while (to_read > 0) {
21                         int chunk = (to_read > 1024) ? 1024 : to_read;
```

5. Event-Driven UART Reception (Recommended)

```
20         while (to_read > 0) {
21             int chunk = (to_read > 1024) ? 1024 : to_read;
22             // Read bytes from UART
23             int n = uart_read_bytes(UART_PORT, rx, chunk, pdMS_TO_TICKS(20));
24             if (n > 0) {
25                 // Forward bytes to parser or stream buffer (recommended).
26                 // Keep this part fast.
27                 // Example: process_rx_bytes(rx, n);
28             }
29             to_read -= n;
30             if (n == 0) break;
31         }
32         break;
33     }
34
35     case UART_FIFO_OVF:
36         ESP_LOGW(TAG, "UART FIFO overflow");
37         uart_flush_input(UART_PORT);
38         xQueueReset(uart_evt_queue);
39         break;
40
41     case UART_BUFFER_FULL:
42         ESP_LOGW(TAG, "UART buffer full");
43         uart_flush_input(UART_PORT);
44         xQueueReset(uart_evt_queue);
45         break;
46
47     case UART_PARITY_ERR:
48         ESP_LOGW(TAG, "UART parity error");
49         break;
50
51     case UART_FRAME_ERR:
52         ESP_LOGW(TAG, "UART frame error");
53         break;
54
55     default:
56         // Other events exist (break, pattern detection, etc.)
57         break;
58 }
59 }
60 }
61
62 // Cleanup
63 free(rx);
64 vTaskDelete(NULL);
65 }
```

5. Event-Driven UART Reception (Recommended)

5.3 Why overflow handling matters

When your external module bursts data faster than your firmware parses it:

- the UART HW FIFO can overflow
- the driver RX ring buffer can fill up

If you do not handle it, you will read corrupted streams and your protocol layer will desync.

At minimum:

- log the condition
- flush and reset queue (as shown)
- increment counters for diagnostics



6. Building a Practical Framing Protocol Over UART

6. Building a Practical Framing Protocol Over UART

UART is a byte stream. Your application needs message boundaries.

Two common framing options:

1. Delimiter-based (ASCII): lines ending in "\n"
2. Length-prefixed (binary): [len][payload][crc]

6.1 Delimiter-based line protocol (great for beginners)

Example:

- ESP receives: "LED ON\n"
- ESP replies: "OK\n"

6. Building a Practical Framing Protocol Over UART


A simple line accumulator:



```
1  typedef struct {
2      char line[256];
3      size_t len;
4  } line_acc_t;
5
6  static void line_acc_reset(line_acc_t *a)
7  {
8      a->len = 0;
9      a->line[0] = '\0';
10 }
11
12 static int line_acc_push(line_acc_t *a, const uint8_t *data, size_t n)
13 {
14     // Returns 1 when a full line is ready, 0 otherwise.
15     for (size_t i = 0; i < n; i++) {
16         char c = (char)data[i];
17
18         if (c == '\r') continue; // ignore CR
19         if (c == '\n') {
20             a->line[a->len] = '\0';
21             return 1;
22         }
23
24         if (a->len < sizeof(a->line) - 1) {
25             a->line[a->len++] = c;
26         } else {
27             // Line too long -> reset (or handle overflow policy)
28             line_acc_reset(a);
29         }
30     }
31     return 0;
32 }
```

6. Building a Practical Framing Protocol Over UART

Then, in your parser task or RX processing:



```
1 static void handle_command_line(const char *line)
2 {
3     if (strcmp(line, "PING") == 0) {
4         const char *resp = "PONG\n";
5         uart_write_bytes(UART_PORT, resp, strlen(resp));
6     } else if (strcmp(line, "VERSION") == 0) {
7         const char *resp = "ESP32S3_APP v1\n";
8         uart_write_bytes(UART_PORT, resp, strlen(resp));
9     } else {
10        const char *resp = "ERR\n";
11        uart_write_bytes(UART_PORT, resp, strlen(resp));
12    }
13 }
```


6. Building a Practical Framing Protocol Over UART

6.2 Length-prefixed frames (better for binary payloads)

A simple format:

- 2 bytes: payload length (uint16_t, little-endian)
- N bytes: payload
- 2 bytes: CRC16 (optional but recommended)

You can implement a small state machine parser:

```
1 typedef enum {
2     RX_WAIT_LEN1,
3     RX_WAIT_LEN2,
4     RX_WAIT_PAYLOAD,
5     RX_WAIT_CRC1,
6     RX_WAIT_CRC2
7 } rx_state_t;
8
9 typedef struct {
10     rx_state_t st;
```

6. Building a Practical Framing Protocol Over UART

```
8
9 typedef struct {
10     rx_state_t st;
11     uint16_t len;
12     uint16_t got;
13     uint8_t payload[512];
14     uint16_t crc;
15     uint16_t crc_rx;
16 } frame_rx_t;
17
18 static void frame_rx_init(frame_rx_t *f)
19 {
20     f->st = RX_WAIT_LEN1;
21     f->len = 0;
22     f->got = 0;
23     f->crc = 0;
24     f->crc_rx = 0;
25 }
```

Then feed bytes through it. For beginners, delimiter-based is usually enough unless you need binary data.



7. TX Architecture for Reliable Sending

7. TX Architecture for Reliable Sending

7.1 Why a TX task is worth it

If multiple tasks call `uart_write_bytes()` directly:

outputs can interleave (corrupting protocol)


tasks can block unpredictably

you cannot easily rate-limit or prioritize

A TX task solves this: one owner writes to UART.

7.2 TX queue pattern

Define a message object:



```
1 typedef struct {  
2     size_t len;  
3     uint8_t data[256];  
4 } uart_tx_msg_t;  
5  
6 static QueueHandle_t uart_tx_queue;
```


7. TX Architecture for Reliable Sending

Initialize:



```
1  uart_tx_queue = xQueueCreate(10, sizeof(uart_tx_msg_t));
```

TX task:




```
1  static void uart_tx_task(void *arg)
2  {
3      uart_tx_msg_t msg;
4
5      while (1) {
6          // Wait for a message to send
7          if (xQueueReceive(uart_tx_queue, &msg, portMAX_DELAY) == pdTRUE) {
8              // Write and optionally wait for completion
9              uart_write_bytes(UART_PORT, (const char *)msg.data, msg.len);
10
11              // Optional: ensure data left UART hardware before next message
12              uart_wait_tx_done(UART_PORT, pdMS_TO_TICKS(100));
13          }
14      }
15 }
```

7. TX Architecture for Reliable Sending

Enqueue from application code:

```
1 static bool uart_send_line_async(const char *s)
2 {
3     uart_tx_msg_t msg;
4     size_t n = strlen(s);
5     if (n >= sizeof(msg.data)) return false;
6
7     memcpy(msg.data, s, n);
8     msg.len = n;
9
10    return (xQueueSend(uart_tx_queue, &msg, pdMS_TO_TICKS(10)) == pdTRUE);
11 }
```

If you need large payloads, do not copy into fixed arrays; instead queue pointers to allocated buffers (and define clear ownership/free policy).



8. Hardware Flow Control (RTS/CTS) and High Throughput

8. Hardware Flow Control (RTS/CTS) and High Throughput

8.1 When you should enable RTS/CTS

Enable hardware flow control when:

- baud rate is high (e.g., 921600+)
- external module bursts logs/data (GNSS NMEA at high update rates, modems)
- your firmware occasionally has CPU spikes (Wi-Fi, TLS, heavy parsing)
- you cannot tolerate drops

8.2 ESP-IDF configuration for RTS/CTS


```
1  #define UART_RTS_PIN GPIO_NUM_19
2  #define UART_CTS_PIN GPIO_NUM_20
3
4  static void uart_enable_hw_flow(void)
5  {
6      // UART configuration structure with hardware flow control enabled
7      uart_config_t cfg = {
8          .baud_rate = UART_BAUD_RATE,
9          .data_bits = UART_DATA_8_BITS,
10         .parity      = UART_PARITY_DISABLE,
11         .stop_bits  = UART_STOP_BITS_1,
```


8. Hardware Flow Control (RTS/CTS) and High Throughput

```
1  #define UART_RTS_PIN GPIO_NUM_19
2  #define UART_CTS_PIN GPIO_NUM_20
3
4  static void uart_enable_hw_flow(void)
5  {
6      // UART configuration structure with hardware flow control enabled
7      uart_config_t cfg = {
8          .baud_rate = UART_BAUD_RATE,
9          .data_bits = UART_DATA_8_BITS,
10         .parity      = UART_PARITY_DISABLE,
11         .stop_bits = UART_STOP_BITS_1,
12         .flow_ctrl = UART_HW_FLOWCTRL_CTS_RTS,
13         .rx_flow_ctrl_thresh = 122, // tune based on buffering
14         .source_clk = UART_SCLK_DEFAULT,
15     };
16
17     // Install UART driver with event queue
18     ESP_ERROR_CHECK(uart_param_config(UART_PORT, &cfg));
19
20     // Set UART pins with RTS and CTS
21     ESP_ERROR_CHECK(uart_set_pin(UART_PORT, UART_TX_PIN, UART_RX_PIN,
22                                 UART_RTS_PIN, UART_CTS_PIN));
23 }
```

8.3 Test it

Force your parser to sleep for 200–500 ms and verify you do not lose frames. With flow control disabled, you typically will.



9. RS-485 and Half-Duplex Notes (Optional)

9. RS-485 and Half-Duplex Notes (Optional)

If you are connecting to industrial devices over RS-485:

UART becomes half-duplex (shared line)

you must toggle DE/RE on the transceiver

timing matters

ESP-IDF has RS-485 support modes for UART (varies by IDF version). Even if you do manual DE pin toggling, keep the TX serialized with a TX task.



10. Debugging and Validation

10. Debugging and Validation

10.1 Basic electrical checks

- TX from ESP goes to RX on module (crossed)
- RX from ESP goes to TX on module
- shared GND is mandatory
- confirm module logic voltage
- confirm baud/parity/stop match exactly

10.2 Use a logic analyzer or scope

Look for:

idle level high (typical UART)

correct bit timing for your baud rate

unexpected glitches/noise

10. Debugging and Validation

10.3 Separate logging UART from device UART

If you use the same UART for logs and device traffic, it becomes confusing quickly.

Recommendation:


- keep ESP-IDF logging on UART0
- use UART1/2 for device link

10.4 Loopback test

For quick sanity:

connect TX and RX together on the same UART port

send a known string and verify you receive it back



11. Performance, Power, and Reliability Tips

11. Performance, Power, and Reliability Tips

1. Buffer sizing:

- Size RX buffer based on worst-case burst while your parser is busy.
- If your module can send 2 KB bursts, do not set RX buffer to 256 bytes.

2. Avoid heavy work in RX task:

- no JSON parsing in RX task
- no long logs in RX task
- forward to parser task


3. Watchdog safety:

- do not run tight loops without delays or blocking calls
- keep tasks responsive with timeouts

11. Performance, Power, and Reliability Tips

4. Use counters for field diagnostics:

- `fifo_overflow_count`
- `buffer_full_count`
- `frame_err_count`
- `parity_err_count`



12. Checklist and Best Practices Summary

12. Checklist and Best Practices Summary

Configuration checklist:

1. Correct pins, crossed TX/RX, shared GND
2. Matching baud/parity/stop bits
3. Consider RTS/CTS for bursty or high baud devices
4. Use a dedicated UART port for external devices if possible

FreeRTOS checklist:

1. RX task is event-driven and fast
2. Parsing is in a separate task
3. TX is owned by one task, fed by a queue
4. Timeouts are used (avoid infinite blocks everywhere)

12. Checklist and Best Practices Summary

5. Buffer sizes are chosen by worst-case burst, not guesswork

Protocol checklist:

1. Define framing (newline or length-prefixed)
2. Handle partial frames and resync policy
3. Add CRC if corruption matters
4. Handle overflow recovery deterministically

"Thanks for watching!

If you enjoyed this video,

*make sure to hit the like button and
subscribe to stay updated with my latest
content.*

*Don't forget to check out my other
videos for more tips and tutorials on
Embedded C, Python, hardware designs,
etc. Keep exploring, keep learning, and
I'll see you in the next video!"*



<https://www.linkedin.com/in/yamil-garcia>

<https://www.youtube.com/@LearningByTutorials>

<https://github.com/god233012yamil>