




- Notes:
- 3.3 V only: VDD and VDDIO are tied together (no regulator / level shifter).
 - I2C address 0x6B: SA0 pulled up by R3. Drive SDO low from the header for 0x6A.
 - CS has an internal pull-up, so the part starts in I2C/I3C mode; pull CS low for SPI.
 - JP1 (bridged by default) enables the 10k SCL/SDA pull-ups. Cut it to remove them.
 - SDx/SCx tied to GND (analog hub / Qvar / sensor hub not used), OCS_Aux/SDO_Aux left open per datasheet Table 2 / Figure 28.
 - C3 (4.7uF): optional bulk capacitor for noisy or long 3.3 V wiring.

Per LSM6DSV32X datasheet DS13511, Fig. 28 (mode 1 connections)
Single-sided 2-layer, 0402 passives, header fitted from below

Sheet: /

File: lsm6dsv32x_breakout.kicad_sch

Title: LSM6DSV32X Breakout

Size: A4

Date:

Rev: 1.0

KiCad E.D.A. 9.0.8

Id: 1/1