## **CODIGO**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity reg_shift is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
          L : in STD LOGIC;
           R : in STD LOGIC;
           clk : in STD LOGIC;
           rst : in STD LOGIC;
           S : in STD LOGIC VECTOR (1 downto 0);
           Q : out STD LOGIC VECTOR (3 downto 0));
end reg_shift;
architecture Behavioral of reg shift is
    SIGNAL Q_temp: STD LOGIC VECTOR (3 downto 0) := "0000";
begin
    reg: process(rst,clk)
   begin
       if (rst = 'l') then
            Q temp <= "0000";
        elsif rising edge(clk) then
               case S is
                    when "00" => Q_temp <= Q_temp;
                    when "01" =>
                    Q_temp <= std logic vector(shift_left(unsigned(Q_temp),1));</pre>
                    Q temp(0) <= L;
                    when "10" => Q_temp <= D;
                    when "11" =>
                    Q_temp <= std logic vector(shift_right(unsigned(Q_temp),1));</pre>
                    Q temp(3) <= R;
                   when others => Q_temp <= Q_temp;
                end case;
       end if:
   end process;
    Q <= Q_temp;
end Behavioral;
```

## **TEST BENCH**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity reg_shift_tb is
-- Port ();
end reg_shift_tb;
architecture Behavioral of reg_shift_tb is
   COMPONENT reg shift
       Port ( D : in STD LOGIC VECTOR (3 downto 0);
             L : in STD LOGIC;
             R : in STD LOGIC;
             clk : in STD LOGIC;
             rst : in STD LOGIC;
             S : in STD LOGIC VECTOR (1 downto 0);
             Q : out STD LOGIC VECTOR (3 downto 0));
   END COMPONENT;
   SIGNAL D : STD LOGIC VECTOR (3 downto 0) := "0000";
   SIGNAL L : STD LOGIC:= '0';
   SIGNAL R : STD LOGIC:= '0';
   SIGNAL clk : STD LOGIC;
   SIGNAL rst : STD LOGIC := '1';
   SIGNAL S : STD LOGIC VECTOR (1 downto 0) := "00";
   SIGNAL Q : STD LOGIC VECTOR (3 downto 0);
begin
   DUT: reg shift
   Port map ( D => D,
          L \Rightarrow L
          R \Rightarrow R,
          clk => clk,
          rst => rst,
                              wait for 10 ns;
          S => S,
                              S <= "01";
          Q => Q);
                              L <= '0';
                              wait for 10 ns;
   e_clk: process
                              S <= "01";
      clk <= '1';
wait for 5 ns;
clk <= '0';
   begin
                              L <= '1';
                           wait for 10 ns;
                              S <= "11";
       wait for 5 ns;
                              R <= '0';
                              wait for 10 ns;
   end process;
                              S <= "11";
   estimulos: process R <= '1';
                              wait for 10 ns;
   begin
      wait for 10 ns;
      rst <= '0';
                         end process;
       wait for 10 ns;
      D <= "1111";
       S <= "10"; end Behavioral;
```