## **CODIGO**

```
library IEEE;
  use IEEE.STD LOGIC 1164.ALL;
entity state_machine is
    Port ( clk : in STD LOGIC;
            x : in STD LOGIC;
            z : out STD LOGIC);
end state_machine;
architecture Behavioral of state_machine is
     type estados is (q0,q1,q2,q3,q4);
     signal edo_presente, edo_futuro: estados;
 begin
     proceso_1: process (edo_presente, x)
     begin
        case edo_presente is
            when q0 => z <= '0';
               if x = 'l' then
                    edo_futuro <= q1;
else
                    edo_futuro <= q4;
                                                   proceso 2: process (clk)
                 end if;
                                                   begin
             when q1 => z <= '0';
                                                      if (clk'event and clk='l') then
                if x = 'l' then
                                                           edo_presente <= edo_futuro;
                    edo futuro <= q4;
                                                       end if;
                end if;
                                                  end process proceso 2;
9
             when q2 =>
                if x = '1' then
                   edo_futuro <= q3;
                    z <= '1';
                 else
                    edo_futuro <= q4;
                    z <= '0';
)
                end if;
9
             when q3 => z <= '0';
9
                if x = '1' then
                    edo_futuro <= q3;
                   edo_futuro <= q3;
                end if;
9
             when q4 => z <= '0';
9
                if x = '1' then
                    edo_futuro <= q1;
                    edo_futuro <= q4;
Ė
                 end if;
5
       end case;
)
    end process proceso_1;
```

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
 use IEEE.STD LOGIC UNSIGNED.ALL;
 use IEEE.NUMERIC STD.ALL;
= entity clk_div is
     Port ( clk in : in STD LOGIC;
            rst : in STD LOGIC;
             clk_out : out STD LOGIC);

    end clk_div;

architecture Behavioral of clk div is
     signal temp: std logic;
     signal contador: std logic vector(25 downto 0) := (others => '0');
    divisor: process (rst, clk_in)
    begin
         if (rst = 'l') then
             temp <= '0';
             contador <= (others => '0');
        elsif rising edge(clk_in) then
             if (contador = 3) then
                 temp <= not(temp);</pre>
                 contador <= (others => '0');
             else
                 contador <= contador + 1;
             end if;
      end if;
  end process;
     clk_out <= temp;
end Behavioral;
```

```
library IEEE;
  use IEEE.STD LOGIC 1164.ALL;
entity state_machine_top is
     Port ( clk : in STD LOGIC;
           rst : in STD LOGIC;
            x : in STD LOGIC;
            z : out STD LOGIC);
end state_machine_top;
architecture Behavioral of state_machine_top is
OMPONENT state machine
     Port ( clk : in STD LOGIC;
          x : in STD LOGIC;
           z : out STD LOGIC);
END COMPONENT;
OMPONENT clk div
     Port ( clk_in : in STD LOGIC;
          rst : in STD LOGIC;
           clk_out : out STD LOGIC);
SIGNAL clk_out : STD_LOGIC;
begin
    C clock: clk div
    Port map( clk_in => clk,
               rst => rst,
               clk_out => clk_out);
    C_machine: state_machine
    Port map ( clk => clk_out,
               x => x,
               z \Rightarrow z);
end Behavioral;
```

## **TEST BENCH**

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
entity state machine tb is
-- Port ();
end state_machine_tb;
architecture Behavioral of state_machine_tb is
   COMPONENT state_machine_top
         Port ( clk : in STD LOGIC;
                rst : in STD LOGIC;
               x : in STD LOGIC;
                z : out STD LOGIC);
    END COMPONENT;
     SIGNAL clk : STD LOGIC := '0';
     SIGNAL rst : STD LOGIC := '1';
     SIGNAL x : STD LOGIC;
     SIGNAL z : STD LOGIC;
  begin
     DUT: state_machine_top
     Port map ( clk => clk,
                rst => rst,
                x => x,
- 175
                z => z);
    estimulos clk: process
     begin
         clk <= '1';
         wait for 10 ns;
         clk <= '0';
         wait for 10 ns;
                                                           x <= '0';
     end process;
                                                            wait for 160 ns;
     estimulos rst: process
     begin
                                                 end process;
         wait for 40 ns;
                                                 end Behavioral;
         rst <= '0';
     end process;
     estimulos: process
     begin
         x <= '1';
         wait for 160 ns;
         x <= '0';
         wait for 160 ns;
         x <= '0';
         wait for 160 ns;
         x <= '1';
         wait for 160 ns;
         x <= '1';
         wait for 160 ns;
         x <= '1';
        wait for 160 ns;
```