# <u>Digital Design and Computer Organization Lab</u>

### WEEK 4

#### **Assignment 3**

#### 29 Sept 2021

Vanshika Goel	PES1UG20CS484	H Section	Roll No: 40
---------------	---------------	-----------	-------------

## Register File (of 16 bit registers)

i7[11]},i[0], i[1], i[2], o[11]);

```
Input:
module dfrl_16(input wire clk,reset,load,input wire [0:15] in,output
wire [0:15] out);
dfrl f0(clk,reset,load,in[0],out[0]);
dfrl f1(clk,reset,load,in[1],out[1]);
dfrl f2(clk,reset,load,in[2],out[2]);
dfrl f3(clk,reset,load,in[3],out[3]);
dfrl f4(clk,reset,load,in[4],out[4]);
dfrl f5(clk,reset,load,in[5],out[5]);
dfrl f6(clk,reset,load,in[6],out[6]);
dfrl _f7(clk,reset,load,in[7],out[7]);
dfrl f8(clk,reset,load,in[8],out[8]);
dfrl f9(clk,reset,load,in[9],out[9]);
dfrl f10(clk,reset,load,in[10],out[10]);
dfrl f11(clk,reset,load,in[11],out[11]);
dfrl f12(clk,reset,load,in[12],out[12]);
dfrl f13(clk,reset,load,in[13],out[13]);
dfrl f14(clk,reset,load,in[14],out[14]);
dfrl _f15(clk,reset,load,in[15],out[15]);
endmodule
module mux8 16 (input wire[0:15] i0,i1,i2,i3,i4,i5,i6,i7,input wire
[0:2] j,output wire [0:15] o);
mux8 mux8 0({i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i6[0],i7[0]},j[0],j[1],j[2],o[0]);
mux8 mux8 1({i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]},i[0],i[1],i[2],o[1]);
mux8 mux8_2({i0[2],i1[2],i2[2],i3[2],i4[2],i5[2],i6[2],i7[2]},j[0],j[1],j[2],o[2]);
mux8 mux8 3({i0[3],i1[3],i2[3],i3[3],i4[3],i5[3],i6[3],i7[3]},j[0],j[1],j[2],o[3]);
mux8 mux8 4({i0[4],i1[4],i2[4],i3[4],i4[4],i5[4],i6[4],i7[4]},j[0],j[1],j[2],o[4]);
mux8 mux8 5({i0[5],i1[5],i2[5],i3[5],i4[5],i5[5],i6[5],i7[5]},j[0],j[1],j[2],o[5]);
mux8 mux8_6({i0[6],i1[6],i2[6],i3[6],i4[6],i5[6],i6[6],i7[6]},j[0],j[1],j[2],o[6]);
mux8 mux8 7({i0[7],i1[7],i2[7],i3[7],i4[7],i5[7],i6[7],i7[7]},j[0],j[1],j[2],o[7]);
mux8 mux8_8({i0[8],i1[8],i2[8],i3[8],i4[8],i5[8],i6[8],i7[8]},j[0],j[1],j[2],o[8]);
mux8 mux8 9({i0[9],i1[9],i2[9],i3[9],i4[9],i5[9],i6[9],i7[9]},j[0],j[1],j[2],o[9]);
mux8 mux8 10({i0[10], i1[10], i2[10], i3[10], i4[10], i5[10], i6[10],
i7[10]},j[0], j[1], j[2], o[10]);
mux8 mux8_11({i0[11], i1[11], i2[11], i3[11], i4[11], i5[11], i6[11],
```

```
mux8 mux8_12({i0[12], i1[12], i2[12], i3[12], i4[12], i5[12], i6[12],
i7[12]},i[0], i[1], i[2], o[12]);
mux8 mux8 13({i0[13], i1[13], i2[13], i3[13], i4[13], i5[13], i6[13],
i7[13]},j[0], j[1], j[2], o[13]);
mux8 mux8 14({i0[14], i1[14], i2[14], i3[14], i4[14], i5[14], i6[14],
i7[14]},j[0], j[1], j[2], o[14]);
mux8 mux8_15({i0[15], i1[15], i2[15], i3[15], i4[15], i5[15], i6[15],
i7[15]},j[0], j[1], j[2], o[15]);
endmodule
module reg file (input wire clk, reset, wr, input wire [2:0]
rd addr a, rd addr b, wr addr, input wire [15:0] d in, output wire
[15:0] d out a, d out b);
wire [0:7] load;
wire [0:15] dout 0, dout 1, dout 2, dout 3, dout 4, dout 5, dout 6, dout 7;
dfrl_16 dfrl_16_0(clk, reset, load [0], d_in, dout_0);
dfrl 16 dfrl 16 1(clk, reset, load [1], d in, dout 1);
dfrl 16 dfrl 16 2(clk, reset, load [2], d in, dout 2);
dfrl 16 dfrl 16 3(clk, reset, load [3], d in, dout 3);
dfrl_16 dfrl_16_4(clk, reset, load [4], d_in, dout_4);
dfrl 16 dfrl 16 5(clk, reset, load [5], d in, dout 5);
dfrl_16 dfrl_16_6(clk, reset, load [6], d_in, dout_6);
dfrl 16 dfrl 16 7(clk, reset, load [7], d in, dout 7);
demux8 demux8_0(wr, wr_addr[2], wr_addr[1], wr_addr[0], load);
mux8_16 mux8_16_9(dout_0, dout_1, dout_2, dout_3, dout_4, dout_5,
dout 6, dout 7, rd addr a, d out a);
mux8 16 mux8 16 10(dout 0, dout 1, dout 2, dout 3, dout 4, dout 5,
dout 6, dout 7, rd addr b, d out b);
endmodule
Output:
  😑 📵 student@pessat196: ~/Desktop/PES1UG20CS484/Lab4-Student copy
```

```
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy$ iverilog -o tb_reg_
file lib.v alu.v reg_alu.v tb_reg_file.v
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy$ vvp tb_reg_file
vCD info: dumpfile tb_reg_file.vcd opened for output.
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy$ gtkwave tb_reg_file
.vcd

GTKWave Analyzer v3.3.66 (w)1999-2015 BSI

[0] start time.
[166000] end time.
```

