Digital Design and Computer Organization Lab

WEEK 5

13 Oct 2021

Vanshika Goel	PES1UG20CS484	H Section	Roll No: 40

Integration of ALU and register files to create microprocessor

```
Input:
module dfrl 16(input wire clk,reset,load,input wire [0:15] in,output wire [0:15] out);
dfrl dfrl f0(clk,reset,load,in[0],out[0]);
dfrl dfrl f1(clk,reset,load,in[1],out[1]);
dfrl dfrl f2(clk,reset,load,in[2],out[2]);
dfrl dfrl f3(clk,reset,load,in[3],out[3]);
dfrl dfrl f4(clk,reset,load,in[4],out[4]);
dfrl dfrl f5(clk,reset,load,in[5],out[5]);
dfrl dfrl f6(clk,reset,load,in[6],out[6]);
dfrl dfrl f7(clk,reset,load,in[7],out[7]);
dfrl dfrl f8(clk,reset,load,in[8],out[8]);
dfrl dfrl f9(clk,reset,load,in[9],out[9]);
dfrl dfrl f10(clk,reset,load,in[10],out[10]);
dfrl dfrl f11(clk,reset,load,in[11],out[11]);
dfrl dfrl f12(clk,reset,load,in[12],out[12]);
dfrl dfrl f13(clk,reset,load,in[13],out[13]);
dfrl dfrl f14(clk,reset,load,in[14],out[14]);
dfrl dfrl f15(clk,reset,load,in[15],out[15]);
endmodule
module mux8 16 (input wire[0:15] i0,i1,i2,i3,i4,i5,i6,i7,input wire [0:2] j,output wire [0:15]
0);
mux8 mux8_0({i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i6[0],i7[0]},j[0],j[1],j[2],o[0]);
mux8 mux8_1({i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]},j[0],j[1],j[2],o[1]);
mux8 mux8 2({i0[2],i1[2],i2[2],i3[2],i4[2],i5[2],i6[2],i7[2]},j[0],j[1],j[2],o[2]);
mux8 mux8 3({i0[3],i1[3],i2[3],i3[3],i4[3],i5[3],i6[3],i7[3]},j[0],j[1],j[2],o[3]);
mux8 mux8_4({i0[4],i1[4],i2[4],i3[4],i4[4],i5[4],i6[4],i7[4]},j[0],j[1],j[2],o[4]);
mux8 mux8 5({i0[5],i1[5],i2[5],i3[5],i4[5],i5[5],i6[5],i7[5]},j[0],j[1],j[2],o[5]);
mux8 mux8_6({i0[6],i1[6],i2[6],i3[6],i4[6],i5[6],i6[6],i7[6]},j[0],j[1],j[2],o[6]);
mux8 mux8_7({i0[7],i1[7],i2[7],i3[7],i4[7],i5[7],i6[7],i7[7]},j[0],j[1],j[2],o[7]);
mux8 mux8 8({i0[8],i1[8],i2[8],i3[8],i4[8],i5[8],i6[8],i7[8]},i[0],i[1],i[2],o[8]);
mux8 mux8_9({i0[9],i1[9],i2[9],i3[9],i4[9],i5[9],i6[9],i7[9]},j[0],j[1],j[2],o[9]);
mux8 mux8_10({i0[10], i1[10], i2[10], i3[10], i4[10], i5[10], i6[10], i7[10]},j[0], j[1], j[2],
o[10]);
mux8 mux8 11({i0[11], i1[11], i2[11], i3[11], i4[11], i5[11], i6[11], i7[11]},j[0], j[1], j[2],
mux8 mux8 12({i0[12], i1[12], i2[12], i3[12], i4[12], i5[12], i6[12], i7[12]},j[0], j[1], j[2],
mux8 mux8 13({i0[13], i1[13], i2[13], i3[13], i4[13], i5[13], i6[13], i7[13]},j[0], j[1], j[2],
o[13]);
```

```
mux8 mux8_14({i0[14], i1[14], i2[14], i3[14], i4[14], i5[14], i6[14], i7[14]},j[0], j[1], j[2],
o[14]);
mux8 mux8 15({i0[15], i1[15], i2[15], i3[15], i4[15], i5[15], i6[15], i7[15]}, j[0], j[1], j[2],
o[15]);
endmodule
module reg file (input wire clk, reset, wr, input wire [2:0] rd addr a, rd addr b, wr addr,
input wire [15:0] d in, output wire [15:0] d out a, d out b);
wire[0:7] load;
wire [0:15] dout 0,dout 1,dout 2,dout 3,dout 4,dout 5,dout 6,dout 7;
dfrl 16 dfrl 16 O(clk, reset, load[0], d in,dout 0);
dfrl 16 dfrl 16 1(clk, reset, load[1], d in,dout 0);
dfrl 16 dfrl 16 2(clk, reset, load[2], d in,dout 0);
dfrl 16 dfrl 16 3(clk, reset, load[3], d in,dout 0);
dfrl 16 dfrl 16 4(clk, reset, load[4], d in,dout 0);
dfrl 16 dfrl 16 5(clk, reset, load[5], d in,dout 0);
dfrl_16 dfrl_16_6(clk, reset, load[6], d_in,dout_0);
dfrl_16 dfrl_16_7(clk, reset, load[7], d_in,dout_0);
demux8 demux8 0(wr, wr addr[2], wr addr[1], wr addr[0], load);
mux8 16 mux8 16 9(dout 0, dout 1, dout 2, dout 3, dout 4, dout 5, dout 6, dout 7,
rd addr a, d out a);
mux8_16 mux8_16_10(dout_0, dout_1, dout_2, dout_3, dout_4, dout_5, dout_6, dout_7,
rd addr b, d out b);
endmodule
module mux2 16(input wire [15:0] i0, i1, input wire j,output wire [15:0] o);
mux2 mux2 0(i0[0],i1[0],j,o[0]);
mux2 mux2 1(i0[1],i1[1],j,o[1]);
mux2 mux2 2(i0[2],i1[2],j,o[2]);
mux2 mux2 3(i0[3],i1[3],j,o[3]);
mux2 mux2_4(i0[4],i1[4],j,o[4]);
mux2 mux2 5(i0[5],i1[5],j,o[5]);
mux2 mux2 6(i0[6],i1[6],j,o[6]);
mux2 mux2_7(i0[7],i1[7],j,o[7]);
mux2 mux2 8(i0[8],i1[8],j,o[8]);
mux2 mux2_9(i0[9],i1[9],j,o[9]);
mux2 mux2 10(i0[10],i1[10],i,o[10]);
mux2 mux2 11(i0[11],i1[11],j,o[11]);
mux2 mux2 12(i0[12],i1[12],j,o[12]);
mux2 mux2 13(i0[13],i1[13],j,o[13]);
mux2 mux2 14(i0[14],i1[14],j,o[14]);
mux2 mux2_15(i0[15],i1[15],j,o[15]);
endmodule
```

module reg_alu (input wire clk, reset, sel, wr, input wire [1:0] op, input wire [2:0] rd_addr_a, rd_addr_b, wr_addr, input wire [15:0] d_in, output wire [15:0] d_out_a, d_out_b, output wire cout);

```
wire [15:0] d_in_alu, d_in_reg;
wire cout_0;
alu alu_0(op,d_out_a,d_out_b,d_in_aolu,cout_0);
reg_file reg_file_0(clk,reset,wr,rd_addr_a,rd_addr_b,wr_addr,d_in_reg,d_out_a,d_out_b);
mux2_16 mux2_16_0(clk,reset,cout_0,cout);
endmodule
```

Output

```
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy$ (verilog -o tb_reg_
file lib.v alu.v reg_alu.v tb_reg_file.v
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy$ vvp tb_reg_file
VCD info: dumpfile tb_reg_file.vcd opened for output.
student@pessat196:-/Desktop/PES1UG20CS484/Lab4-Student copy$ gtkwave tb_reg_file
.vcd

CTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[0] start time.

[0] start time.
```

