

Vanshika Goel	PES1UG20CS484	H Section
----------------------	----------------------	------------------


1) Title of Program:

- Assume operands to be in the CPU registers
- Assume operands in the memory locations.

1)A)

```
BLT LOOP
SUB R0,R0,R1
B GCD
LOOP: SUB R1,R1,R0 B GCD
RES: MOV R2,R0 SWI 0X011
.END
```

[illegible]



2) Title of Program:

Write a program in ARM7TDMI-ISA to find the sum of N data items in the memory. Store the result in the memory location.

- a. Use Pre-indexing addressing mode
- b. Use Post- Indexing addressing mode
- c. Use Auto-indexing addressing mode

Program Code:

2)A)

```
.DATA
A: .WORD 10,20,30,40 SUM: .WORD 0
.TEXT
MOV R2,#0
LDR R1,=A
LDR R3,=SUM
MOV R6,#0
SUB R1,R1,#4

LOOP:
LDR R4,[R1,#4]

ADD R1,R1,#4

ADD R2,R2,R4

ADD R6,R6,#1

CMP R6,#4

BNE LOOP

STR R2,[R3]

.END
```

Screenshot of ARMSimulator:

The screenshot displays the ARMSimulator interface with the following components:

- Top Bar:** Includes a "Stopped" status indicator and navigation buttons: Step Into (F2), Step Over (Ctrl+F2), Step Out (Shift+F2), Continue (F3), Stop (F4), Restart (Ctrl+R), and Reload (Ctrl+Shift+L). There are also File and Help menus.
- Registers Panel (Left):** Lists registers r0 through r15, sp, lr, pc, cpsr, and spsr with their current values. The pc register is highlighted with a red background.
- Disassembly Panel (Right):** Shows the assembly code being executed. The address field is set to 00000000. The disassembly list includes:
 - 00000000: e3a02000 mov r2, #0 ; 0x0
 - 00000004: e59f1024 ldr r1, [pc, #36] ; 0x30
 - 00000008: e59f3024 ldr r3, [pc, #36] ; 0x34
 - 0000000c: e3a06000 mov r6, #0 ; 0x0
 - 00000010: e2411004 sub r1, r1, #4 ; 0x4
 - 00000014: e5914004 ldr r4, [r1, #4]
 - 00000018: e2811004 add r1, r1, #4 ; 0x4
 - 0000001c: e0822004 add r2, r2, r4
 - 00000020: e2866001 add r6, r6, #1 ; 0x1
 - 00000024: e3560004 cmp r6, #4 ; 0x4
 - 00000028: 1afffff9 bne 0x14 (0x14: LOOP)
 - 0000002c: e5832000 str r2, [r3]
 - 00000030: 6 LDR R1,=A
 - 00000038: andeq r0, r0, r8, LSR r0
 - 00000034: 7 LDR R3,=SUM
 - 00000048: andeq r0, r0, r8, ASR #32
 - A: A:
- Messages Panel (Bottom):** Shows the compilation process:


```
Compiling...
Code and data loaded from ELF executable into memory. Total size is 80 bytes.
Assemble: arm-altera-eabi-as -mfloat-abi=soft -march=armv7-a -mcpu=cortex-a9 -mfpu=neon-fp16 --gdwarf2 -o work/asmMvARX7.s.o work/asmMvARX7.s
Link: arm-altera-eabi-ld --script build_arm.ld -e _start -u _start -o work/asmMvARX7.s.elf work/asmMvARX7.s.o
./armv7/bin/arm-altera-eabi-ld: warning: cannot find entry symbol _start; defaulting to 00000000
Compile succeeded.
```

2)B)

.DATA

A: .WORD 10,20,30,40

SUM: .WORD 0

.TEXT

MOV R2,#0

LDR R1,=A

LDR R3,=SUM

MOV R6,#0

LOOP:

LDR R4,[R1,#4]

ADD R2,R2,R4

ADD R6,R6,#1


CMP R6,#4

BNE LOOP

STR R2,[R3]

.END

Screenshot of ARMSimulator:



2)C)

.DATA

A: .WORD 10,20,30,40 SUM: .WORD 0

.TEXT

MOV R2,#0

LDR R1,=A

LDR R3,=SUM

MOV R6,#0

SUB R1,R1,#4

LOOP:

LDR R4,[R1,#4]!

ADD R2,R2,R4

ADD R6,R6,#1

CMP R6,#4

BNE LOOP

STR R2,[R3]

.END

Screenshot of ARMSimulator:

The screenshot displays the ARMSimulator interface, which is used for simulating ARM processors. The interface is divided into several sections:

- Registers:** A list of registers (r0-r15, sp, lr, pc, cpsr, spsr, s0-s3) with their current values. The PC register is highlighted with a red background.
- Disassembly (Ctrl-D):** A table showing the disassembly of the code. The table has three columns: Address, Opcode, and Disassembly. The address 00000000 is selected, and the disassembly shows the instruction `ldr r1, [pc, #32] ; 0x2c`.
- Messages:** A section at the bottom showing the compilation process. It includes the command used to compile the code and the resulting assembly code. The message "Compile succeeded." is displayed.

The disassembly table shows the following instructions:

Address	Opcode	Disassembly
fffffffb	aaaaaaa	bge 0xfeaaaa0
fffffffa	aaaaaaa	bge 0xfeaaaa4
fffffffb	aaaaaaa	bge 0xfeaaaa8
fffffffc	aaaaaaa	bge 0xfeaaaaac
00000000	e3a02000	mov r2, #0 ; 0x0
00000004	e59f1020	ldr r1, [pc, #32] ; 0x2c
00000008	e59f3020	ldr r3, [pc, #32] ; 0x30
0000000c	e3a06000	mov r6, #0 ; 0x0
00000010	e2411004	sub r1, r1, #4 ; 0x4
00000014	e5b14004	ldr r4, [r1, #4] ; 0x4
00000018	e0822004	add r2, r2, r4 ; 0x4
0000001c	e2866001	add r6, r6, #1 ; 0x1
00000020	e3560004	cmp r6, #4 ; 0x4
00000024	1afffffa	bne 0x14 (0x14: LOOP)
00000028	e5832000	str r2, [r3]
0000002c	00000038	andeq r0, r0, r8, LSR #0
00000030	00000048	andeq r0, r0, r8, ASR #32
00000034	00000000	andeq r0, r0, r0

The messages section shows the following output:

```
Compiling...
Code and data loaded from ELF executable into memory. Total size is 80 bytes.
Assemble: arm-altera-eabi-as -mfloat-abi=soft -march=armv7-a -mcpu=cortex-a9 -mfpu=neon-fp16 --gdwarf2 -o work/asm2lwj3a.s.o work/asm2lwj3a.s
Link: arm-altera-eabi-ld --script build_arm.ld -e _start -u _start -o work/asm2lwj3a.s.elf work/asm2lwj3a.s.o
./armv7/bin/arm-altera-eabi-ld: warning: cannot find entry symbol _start; defaulting to 00000000
Compile succeeded.
```

3) Title of Program:

Write a program in ARM7TDMI-ISA to find the sum of N data items at alternate [odd or **even** positions] locations in the memory. Store the result in the memory location.

- a. Use Pre-indexing addressing mode
- b. Use Post- Indexing addressing mode
- c. Use Auto-indexing addressing mode

Program Code:

3)A)

.DATA

A: .WORD 10,20,30,40

SUM: .WORD 0

.TEXT

MOV R2,#0

LDR R1,=A

LDR R3,=SUM

MOV R6,#0

SUB R1,R1,#8

LOOP:

LDR R4,[R1,#8]

ADD R1,R1,#8

ADD R2,R2,R4

ADD R6,R6,#1


CMP R6,#2

BNE LOOP

STR R2,[R3]

.END

Screenshot of ARMSimulator:



.END

Screenshot of ARMSimulator:

Stopped

Step Into

Step Over

Step Out

Continue

Step

Restart

Reload

File

Help

Registers

Refresh

Register	Value
r0	00000000
r1	00000000
r2	00000000
r3	00000000
r4	00000000
r5	00000000
r6	00000000
r7	00000000
r8	00000000
r9	00000000
r10	00000000
r11	00000000
r12	00000000
sp	00000000
lr	00000000
pc	00000000
cpsr	00001013 NZCV I SVC
spsr	00000000 NZCV I ?

Registers

Call stack

Trace

Breakpoints

Watchpoints

Symbols

Counters

Settings

Number Display Options

Size: Word

Format: Hexadecimal

Memory words per row: 4

Editor Options

Code completion (Ctrl-space)

Disassembly (Ctrl-D)

Go to address, label, or register: 00000004

Refresh

Address	Opcodes	Disassembly
00000000	ffffffffff	bge 0xf0000004
00000004	ffffffffff	bge 0xf0000008
00000008	ffffffffff	bge 0xf000000c
0000000c		1: DATA
00000010	e3a52000	2: A1: WORD 10,20,30,40
00000014	e59f101c	3: SDR: WORD 0
00000018		4: TEXT
0000001c	e59f101c	5: mov r2, #0 ; 0x0
00000020	e59f101c	6: ldr r1, [A
00000024	e59f101c	7: ldr r3, [PC, #28] ; 0x28
00000028	e59f101c	8: ldr r3, [PC, #28] ; 0x2c
0000002c	e59f101c	9: mov r6, #0 ; 0x0
00000030		10: LOOP:
00000034	e3140000	11: ldr r4, [r1], #8
00000038	e2822000	12: add r2, r2, r4
0000003c	e2866001	13: add r6, r6, #1 ; 0x1
00000040	e3560002	14: cmp r6, r2 ; 0x2
00000044		15: BNE LOOP
00000048	1affffff	16: bne r0, #0x1 (0x1: LOOP)
0000004c	e5832000	17: str r2, [r3]
00000050		18: LDR R1, A
00000054	e0000030	19: andeq r0, r0, r0, LSR #0
00000058	e0000030	20: andeq r0, r0, r0, LSR #32
0000005c		21: A:
00000060	e0000030	22: andeq r0, r0, r0
00000064	e0000030	23: andeq r0, r0, r4, LSL #0
00000068	e0000030	24: andeq r0, r0, r4, LSL #0
0000006c	e0000030	25: andeq r0, r0, r4, LSL #0
00000070	e0000030	26: andeq r0, r0, r4, LSL #0
00000074		27: SUM:
00000078	e0000030	28: andeq r0, r0, r0
0000007c	e0000030	29: andeq r0, r0, r0
00000080		30: end:
00000084	e0000030	31: andeq r0, r0, r0
00000088	e0000030	32: andeq r0, r0, r0
0000008c	e0000030	33: andeq r0, r0, r0
00000090	e0000030	34: andeq r0, r0, r0
00000094	e0000030	35: andeq r0, r0, r0
00000098	e0000030	36: andeq r0, r0, r0
0000009c	e0000030	37: andeq r0, r0, r0
000000a0	e0000030	38: andeq r0, r0, r0
000000a4	e0000030	39: andeq r0, r0, r0
000000a8	e0000030	40: andeq r0, r0, r0
000000ac	e0000030	41: andeq r0, r0, r0
000000b0	e0000030	42: andeq r0, r0, r0
000000b4	e0000030	43: andeq r0, r0, r0
000000b8	e0000030	44: andeq r0, r0, r0
000000bc	e0000030	45: andeq r0, r0, r0
000000c0	e0000030	46: andeq r0, r0, r0
000000c4	e0000030	47: andeq r0, r0, r0
000000c8	e0000030	48: andeq r0, r0, r0
000000cc	e0000030	49: andeq r0, r0, r0
000000d0	e0000030	50: andeq r0, r0, r0
000000d4	e0000030	51: andeq r0, r0, r0
000000d8	e0000030	52: andeq r0, r0, r0
000000dc	e0000030	53: andeq r0, r0, r0
000000e0	e0000030	54: andeq r0, r0, r0
000000e4	e0000030	55: andeq r0, r0, r0
000000e8	e0000030	56: andeq r0, r0, r0
000000ec	e0000030	57: andeq r0, r0, r0
000000f0	e0000030	58: andeq r0, r0, r0
000000f4	e0000030	59: andeq r0, r0, r0
000000f8	e0000030	60: andeq r0, r0, r0
000000fc	e0000030	61: andeq r0, r0, r0
00000100	e0000030	62: andeq r0, r0, r0
00000104	e0000030	63: andeq r0, r0, r0
00000108	e0000030	64: andeq r0, r0, r0
0000010c	e0000030	65: andeq r0, r0, r0
00000110	e0000030	66: andeq r0, r0, r0
00000114	e0000030	67: andeq r0, r0, r0


```

3)c)
.DATA
A: .WORD 10,20,30,40
SUM: .WORD 0
.TEXT
MOV R2,#0
LDR R1,=A
LDR R3,SUM
MOV R6,#0
SUB R1,R1,#8
LOOP:
LDR R4,[R1,#8]!
ADD R2,R2,R4
ADD R6,R6,#1
CMP R6,#2
BNE LOOP
STR R2,[R3]
.END

```

Screenshot of ARMSimulator:

The screenshot displays the ARMSimulator interface with the following components:

- Registers Panel:** Lists registers r0 through r15, SP, PC, CPSR, and SPSR. The PC register is highlighted at address 00000004.
- Disassembly Panel:** Shows the assembly code being executed, including labels like .DATA, A:, SUM:, .TEXT, and a LOOP section. The current instruction is `ldr r1, [pc, #32] ; 0x2c` at address 00000004.
- Messages Panel:** Contains a warning from the linker: `./armv7/bin/arm-altera-eabi-ld: warning: cannot find entry symbol _start; defaulting to 00000000`, followed by a successful compilation message.

4) Title of Program:

Write a program in ARM7TDMI-ISA to search for an element in an array. Store 00 if the search is unsuccessful and 01 if the search is successful in the register.

a. Use Linear Search Technique

Program Code:

```
.DATA
A: .WORD 10,20,30,40,50
KEY: .WORD 40
.TEXT
LDR R0,=A
LDR R1,=KEY
LDR R5,[R1]
MOV R4,#1
LOOP:
LDR R2,[R0],#4
CMP R5,R2
BEQ FOUND
ADD R4,R4,#1
CMP R4,#5
BNE LOOP
MOV R3,#0
B EXIT
FOUND: MOV R3,#1
EXIT: SWI 0X011
```

Screenshot of ARMSimulator:

