

ASIC DESIGN LAB - MVLD505P

SLOT: L33+L34

DIGITAL ASSIGNMENT -2

Synthesis of Digital Architecture

SUBMITTED BY:
GOGULA SIVA SHANKAR-24MVD0035

Aim:

The objective of this work is to perform logical synthesis on an RTL design, optimize it for timing, power, and area constraints, and generate a gate-level netlist that meets the design specifications.

TOOLS USED:

Synopsys Design Compiler

Technology Library

Linux Environment – For running scripts and managing design files

For every synthesis, one **SDC** file and one **TCL** file are required, and it generates a **netlist** and updated **SDC** files.

First, enable the **dc-shell** file using the command

dc_shell -topo

source the TCL file with the command

source <file name>.

report timing to get timing analysis

report_area → to get area details


report_power → to get power analysis

1. LOGICAL SYNTHESIS


.sdc file

.tcl file

```
dic
    Open ▼
                 Ð
                                           dice_game.tcl
                                                                                                                                                  phy
set_host_options -max_cores 4
#source ../../common_setup.tcl
set DESIGN_REF_PATH "/home/synopsys/installs/LIBRARIES/SAED14nm_EDK_08_2024/"
set LINK LIBRARY FILES
set TARGET_LIBRARY_FILES
set TARGET_LIBRARY_FILES "\
${DESIGN_REF_PATH}/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_tt0p8v25c.db \
${DESIGN_REF_PATH}/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_ss0p72v25c.db \
${DESIGN_REF_PATH}/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_ff0p88v25c.db \
${DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_tt0p8v25c.db \
${DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_ss0p72v25c.db \
${DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_ff0p88v25c.db"
set link library $LINK LIBRARY FILES
set target_library $TARGET_LIBRARY_FILES
#set_app_var search_path "$SEARCH_PATH"
#set_app_var target_library "$TARGET_LIBRARY_FILES"
#set_app_var link_library " $LINK_LIBRARY_FILES "
#set_dont_use [get_lib_cells -quiet */SAEDRVT14_A021_U_0P5]
analyze -library WORK -format verilog {./dice_game.v}
read_file -format verilog {./dice_game.v}
# check design quality
check_design
source -echo ./dice_game.sdc
check_timing
set auto_wire_load_selection false
set_wire_load_model -name "8000"
set_wire_load_mode top
```



Generated netlist file (.v)



REPORTS:


Timing report:

Area report:

```
dc_shell= report_area

Report : area
Design dive_sum
Design di
```

Power report:



PHYSICAL SYNTHESIS

• .sdc file



```
## IN/OUT
set INPUTPORTS [remove_from_collection [all_inputs] [get_ports clock]]
set OUTPUTPORTS [all_outputs]

set_input_delay -clock "clock" -max $INPUT_DELAY $INPUTPORTS
set_output_delay -clock "clock" -max $OUTPUT_DELAY $OUTPUTPORTS
set_input_delay -clock "clock" -min $MIN_IO_DELAY $INPUTPORTS
set_output_delay -clock "clock" -min $MIN_IO_DELAY $OUTPUTPORTS

## DRC
set_max_transition $MAX_TRANSITION [current_design]

set_max_fanout 20 [current_design]

set_max_capacitance 100 [current_design]
```

.tcl file

phy_synth.tcl





read file -format verilog {./dice game.v}

set MW_DESIGN_LIB MY_DESIGN_LIB ;# User-defined Milkyway design library name # Milkyway reference libraries
set MW_REFERENCE_LIB_DIRS "\${SEARCH_PATH} " set TECH_FILE "\${DESIGN_REF_PATH}/tech/saed32nm_lp9m.tf" ;# Milkyway technology file set TLUPLUS_MAX_FILE "\${DESIGN_REF_PATH}/tech/saed32nm_1p9m_Cmax.lv.tluplus" ;#Max TLUPlus file set TLUPLUS_MIN_FILE "\${DESIGN_REF_PATH}/tech/saed32nm_1p9m_Cmin.lv.tluplus" ;#Min TLUPlus file set_app_var mw_reference_library \$MW_REFERENCE_LIB_DIRS set_app_var mw_design_library \$MW_DESIGN_LIB # create new Milkyway design library -hier_separator {/} \
-bus_naming_style {[%d]} \
\$mw_design_library } else {
If Milkyway design library already exists, continue by opening the existing library check_tlu_plus_files analyze -library WORK -format verilog {./dice_game.v \


```
phy_synth.tcl
   Open ▼ д
read_file -format verilog {./dice_game.v}
link
## Generating intermediate technology independet (GTECH) design #########
write_file -format verilog -output ./dice_game_gtech.vs
# check design quality
check_design
source ./cons.sdc
check_timing
source ./chiptop_pcon.tcl
#extract_physical_constraints ./floorplan/floorplan.def
#set auto_wire_load_selection false
#set_wire_load_model -name "16000"
#set_wire_load_mode top
set REFLIB saed32hvt_ss0p75v125c
set BUFFER "IBUFFX8_HVT"
set BUFFER "IBUFFX8_HVT"
set BUFFER1 "IBUFFX2 HVT"
set BUF_IN_PIN "A"
set BUF_OUT_PIN "Y"
set load [expr 10 * [load of $REFLIB/$BUFFER/$BUF IN PIN]] [all outputs]
set_driving_cell -library $REFLIB -lib_cell $BUFFER1 -pin $BUF_OUT_PIN $INPUTPORTS
#compile_ultra
compile_ultra -no_autoungroup -exact_map
report_area
report_nower
report_timing
report_timing -delay_type min
report_constraint -verbose
report_qor
change_names -rule verilog -hier write -hierarchy -format verilog -output ./di|ce_game_pc_netlist.v write_sdc ./dice_game_synth_pc.sdc
```

Generated netlist file(.v)






• Layout view



Layout with standard cells:



• REPORTS:

Timing::

Area:

```
data required time

4.79
data arrival time

4.94
slack (RET)

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94

6.94


6.94

6.94
```

Power:


2. LOW POWER SYNTHESIS

• .sdc file



Generated Sdc





.tcl file

```
Open ▼ 🙉
                                                                                                                                                                                                                                                                                                                                                       dicegame lp.tcl
  set_host_options -max_cores 4
  #source ../../common_setup.tcl
  set DESIGN_REF_PATH "/home/synopsys/installs/LIBRARIES/SAED14nm_EDK_08_2024/"
 set LINK_LIBRARY_FILES
  ${DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_ff0p88v25c.db
set TARGET_LIBRARY_FILES "

{OBESIGN REF_PATH}/SAED14nm EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_tt0p8v25c.db \
 {DESIGN_REF_PATH}/SAED14nm EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_ss0p7zv25c.db \
 {DESIGN_REF_PATH}/SAED14nm EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_ff0p88v25c.db \
 {DESIGN_REF_PATH}/SAED14nm EDK_STD_HVT/liberty/nldm/base/saed14hvt_base_tt0p8v25c.db \
 {DESIGN_REF_PATH}/SAED14nm EDK_STD_HVT/liberty/nldm/base/saed14hvt_base_ss0p7zv25c.db \
 {DESIGN_REF_PATH}/SAED14nm EDK_STD_HVT/liberty/nldm/base/saed14hvt_base_tf0p8v25c.db \
 {DESIGN_REF_PATH}/SAED14nm_EDK_STD_LVT/liberty/nldm/base/saed14lvt_base_tt0p8v25c.db \
 {DESIGN_REF_PATH}/SAED14nm_EDK_STD_LVT/liberty/nldm/base/saed14lvt_base_ss0p7zv25c.db \
 {DESIGN_REF_PATH}/SAED14nm_EDK_STD_LVT/liberty/nldm/base/saed14lvt_base_ff0p88v25c.db \
 {DESIGN_REF_PATH}/SAED14nm_EDK_STD_LVT/liberty/nldm/base/saed14lvt_base_ff0p88v25c.db \
 {DESIGN_REF_PATH}/SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_tt0p8v25c.db \
 {DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_tf0p8v25c.db \
 {DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/liberty/nldm/saed14sram_ff0p88v25c.db \
 {DESIGN_REF_PATH}//SAED14nm_EDK_SRAM/
  set TARGET_LIBRARY_FILES
 set link_library $LINK_LIBRARY_FILES
set target_library $TARGET_LIBRARY_FILES
 #set_app_var search_path "$SEARCH_PATH"
#set_app_var target_library "$TARGET_LIBRARY_FILES"
#set_app_var link_library " $LINK_LIBRARY_FILES "
  #set_dont_use [get_lib_cells -quiet */SAEDRVT14_A021_U_0P5]
 analyze -library WORK -format verilog {./dice_game.v \
  read_file -format verilog {./dice_game.v}
```

• Generated netlist file(.v)

REPORTS:

Timing:

```
Time Borrowing Information
  clock nominal pulse width
library setup time
                                                                                                                                                                                         3.50
0.00
                                                                                                                                                                                        3.50
  max time borrow actual time borrow
  Startpoint: dice1[0] (input port clocked by clock)
Endpoint: win (output port clocked by clock)
Path Group: OUTPUTS
Path Type: max
                                                            Wire Load Model
  Des/Clust/Port
                                                                                                                                      Library
  dice_game
                                                                                                                                      saed14rvt_base_tt0p8v25c
  Point
                                                                                                                                       Incr
                                                                                                                                                                          Path
Clock clock (rise edge)
clock network delay (ideal)
input external delay
dice1[0] (in)
U74/X (SAEDHVT14_AN2_1)
U69/X (SAEDHVT14_A021B_0P5)
U68/X (SAEDHVT14_A0121_0P75)
U77/X (SAEDHVT14_A0121_0P75)
U76/X (SAEDHVT14_A0121_0P75)
U75/X (SAEDHVT14_EN3_1)
U53/X (SAEDHVT14_EN3_1)
U53/X (SAEDHVT14_EN3_1)
U53/X (SAEDHVT14_EN3_1)
U54/X (SAEDHVT14_OR4_1)
U54/X (SAEDHVT14_OR4_1)
U54/X (SAEDHVT14_OR4_1)
u64/X (SAEDHVT14_OR122_0P5)
win (out)
data arrival time
                                                                                                                                                                         0.00
1.50
2.50 r
2.50 r
2.55 r
2.61 f
2.72 r
2.84 r
2.91 f
2.99 f
3.06 r
3.13 r
3.20 f
3.20 f
                                                                                                                                      0.00
                                                                                                                                      1.50
1.00
0.00
0.05
0.05
0.12
0.07
0.04
0.08
0.07
0.07
0.07
  clock clock (rise edge)
clock network delay (ideal)
clock uncertainty
output external delay
data required time
                                                                                                                                                                          7.00
8.50
8.20
7.20
7.20
  data required time data arrival time
                                                                                                                                                                        7.20
-3.20
    slack (MET)
                                                                                                                                                                            4.00
```

Area:

Power:



INFERENCE:

The synthesis process successfully transformed the RTL code into a gate-level netlist optimized for timing, area, and power. The synthesized design meets the required constraints and is ready for further physical implementation stages.