

1. Compare performance for single-cycle, multicycle, and pipelined using the following assumption. Calculate average instruction times for the three architectures.
 - ✓ Instruction mix: 24% loads, 15% stores, 15% branches, 6% jumps, 40% R-type
 - ✓ 200ps for memory access, 100ps for ALU operation, 50ps for register file R/W
 - ✓ For pipelined execution, one-quarter of loads are immediately followed by an instruction that uses the results
 - ✓ For pipelined execution, branch delay on misprediction is 2 clock cycle, and one-third of the branches are mispredicted
 - ✓ For pipelined execution, jumps always pay 1 full clock cycle of delay

Sol:

Single-cycle:

Clock cycle time:

$$200+50+100+200+50=600(\text{ps})$$

Instruction fetch -> instruction decode -> execution -> memory -> write back

Memory access(200ps)+register file R/W(50ps)+ALU operation(100ps)+memory access(200ps)+register file R/W(50ps)

CPI = 1 (一個時脈週期內執行一個指令)

Multi-cycle:

Clock cycle time: 200(ps)

多重時脈的時脈週期取決於最長步驟的執行時間

$$\text{CPI} = 24\% \cdot 5 + 15\% \cdot 4 + 15\% \cdot 3 + 6\% \cdot 3 + 40\% \cdot 4 = 4.03$$

instruction	Step name					CPI
R-type	IF	ID/RF	execution		WB	4
lw	IF	ID/RF	Addr. calculation	MA	WB	5
sw	IF	ID/RF	Addr. calculation	MA		4
beq	IF	ID/RF	Compare reg.			3
j	IF	ID	Compose targetaddr.			3
Function unit	Instr. Mem.	Reg. file	ALU	Data Mem.	Res. file	

Pipelined:

Clock cycle : 200(ps)

管線速率受限於最慢管線階段的執行時間

CPI:

Load: $1/4 * 2 + 3/4 * 1 = 5/4 = 1.25$

Store&ALU: 1

Branch : $1/3 * 3 + 2/3 * 1 = 5/3$

Jump: 2

$\Rightarrow 24\% * 1.25 + 15\% * 1 + 15\% * 5/3 + 6\% * 2 = 1.22$

沒有使用載入資料的相依性 \Rightarrow 讀取要花費"一個時脈"週期的時間

有 使用載入資料的相依性 \Rightarrow 讀取要花費"兩個時脈"週期的時間

Ans:

Single cycle: $1 * 600 = 600(\text{ps})$

Multi-cycle: $4.03 * 200 = 806(\text{ps})$

Pipelined: $1.22 * 200 = 244(\text{ps})$

2. In a pipelined datapath, answer the following questions:

(a) How to flush the instruction in the IF stages? (補: 480)

IF.Flush is added to zero the instruction field of the IF/ID pipeline register

加入一個 IF.Flush 的控制線，將 IF/ID 管線指令暫存器的指令欄位設為 0

(b) How to flush the instruction in the ID stages?

把 ID/EX 設為 0, 把當時所有 control line 清空

(c) How to flush the instruction in the EX stages?

把 EX/MEM 設為 0, 把 EX/MEM 的控制訊號清空

3. how many clock cycles are required to execute the code sequence in the five stage pipeline without and with forwarding technique?

lw \$2, 0(\$1)

and \$3, \$2, \$0

sub \$5, \$3, \$4

Page _____
Date _____

1 lw \$2, 0(\$1) Data dependency $\Rightarrow (1,2), (2,3)$
 2 and \$3, \$2, \$0 \downarrow \downarrow
 \$2 \$3
 3 sub \$5, \$3, \$4

Without forwarding:

	cc1	cc2	cc3	cc4	cc5	cc6	cc7	cc8	cc9	cc10	cc11	cc12	cc13
lw	IF	ID	EX	MEM	WB								
and		IF	X	X	X	ID	EX	MEM	WB				
sub			IF	X	X	IF	X	X	X	ID	EX	MEM	WB

forwarding

	cc1	cc2	cc3	cc4	cc5	cc6	cc7	cc8
lw	IF	ID	EX	MEM	WB			
and		IF	ID	X	EX	MEM	WB	
sub			IF	X	ID	EX	MEM	WB

Ans: without \Rightarrow 13 clock cycles
 \Rightarrow 8 clock cycles

想法: 沒有 forwarding 時且有資料相依情形發生, 等 WB 做完, 取出
 的值才是 correct, 才能繼續做

有 forwarding 且 Data dependency lw 為第一指令 EX 做完是算出記憶體
 位址、MEM 依位址讀出值 \Rightarrow 在 MEM 才是下一指令需要的

第二指令在 EX 完做 forwarding 給第三指令使用

X: 不執行某某動作, 暫停

洗衣 脫水 烘衣 擱衣 放衣櫃

cc3 cc4 MEM cc5 拿走

#2	ID	X	EX	MEM	WB	
#3	IF	X	ID	EX	MEM	WB

脫水 可進行脫水

不進行脫水的原因: 上一位還沒把衣服拿走

Q&C

4. show the mips machine code for this loop(in decimal value).

MIPS code

```

Loop: lw    $t2, 16($s3)
      slt   $s0, $t3, $s1
      addi  $sp, $sp, -20
      xor   $t4, $t0, $s1
      j     Exit
      beq   $s4, $t5, Loop
      srl   $s1, $a3, 5

```

Exit:

Name	Register number	Usage	Preserved on call?
\$zero	0	the constant value 0	n.a.
\$v0-\$v1	2-3	values for results and expression evaluation	no
\$a0-\$a3	4-7	arguments	no
\$t0-\$t7	8-15	temporaries	no
\$s0-\$s7	16-23	saved	yes
\$t8-\$t9	24-25	more temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return address	yes

functional field:

xor: 38 srl: 0 slt: 42

opcode:

beq: 4 lw: 35

addi: 8 j: 2

Page
Date

R 13
I 14
PPT 15

Jump
* register
PPT 37 PPT 17

address	machine language
Loop 20328	35 19 10 16
+4 20332	0 11 17 16 0 42
20336	8 29 29 -20
20340	0 8 17 17 0 38
20344	2 20356/4 = 5089
20348	4 20 13 20352 + 4 x 4 = 20328
20352	0 0 7 17 5 0

Exit → 20356
I-type
MIPS code
base register → rs → 19
destination register → rt → 10
R-type
slt (\$s0, \$t3, \$s1)
destination operand
the first register
the second register
rs
rt
11
17
I-type
addi (\$s0, \$s0, 20)
29 29 constant
R-type
xor (\$t4, \$t0, \$s1)
rd rs rt
12 8 19
jump
breq (\$s4, \$t5, Loop)
Exit
shift right logical
\$s1, \$a3, 5

Q&C

5. translate the following C code to MIPS assembly code. The parameter variables (a,b,c,d,m,n) corresponds to (\$a0,\$a1,\$a2,\$a3,\$s0,\$s1)

```
int example (int a, int b, int c, int d)
{
     $a_0$   $a_1$   $a_2$   $a_3$  pu
    int m, n;
     $m = 3 - a \times 5 + b;$ 
     $n = a \times m - c \times d;$ 
    return m, n;
}
```


⑤ PPT 25

```

push [
    addi $sp, $sp, -16
    sw $t1, 12($sp)
    sw $t0, 8($sp)
    sw $s0, 4($sp)
    sw $s1, 0($sp)
]
multi $t0, $a0, -5
addi $t1, $t0, 3
add $s0, $t1, $a1
multi $t0, $a0, $s0
multi $t1, $a2, $a3
sub $s1, $t0, $t1
[
    add $v0, $s0, $zero
    add $v1, $s1, $zero
]
pop [
    lw $s1, 0($sp)
    lw $s0, 4($sp)
    lw $t0, 8($sp)
    lw $t1, 12($sp)
]
addi $sp, $sp, 16

```

```


jr $ra

```

→ 非必要、多餘

暫存器 + 開頭的不用被保留
可不寫

\$s0 ~ \$s7 = save register ⇒ 需保留



觀念

控制信號	Effect when deasserted 0	1
✓ RegDst	選擇要寫入的目的暫存器號碼 來自指令的 R 欄位	來自 R 欄位
✓ RegWrite	×	允許資料寫入暫存器
✓ ALUSrc	ALU 的第 2 個運算元的值取自 暫存器檔案的第 2 個輸出	取自指令的 16 位元經過 擴大後的值
PCSrc	choose (PC+4 的) 寫入 PC	choose (分支目的位址) 寫入 PC
✓ MemRead	×	允許要被讀取的資料輸出記憶體
✓ MemWrite	×	允許要被寫入的資料輸入記憶體
MemtoReg	choose 要寫入暫存器的值是 來自 ALU 的計算結果	來自資料記憶體

✓ Branch = 0 ∴ R-type 指令並非分支指令

✓ ALUOp = 10 根據功能欄位

00 加法

(a) 01 減法


Instruction	MemtoReg	ALUSrc	RegWrite	MemWrite	RegDst	MemRead	Jump	Branch
lw	1	1	1	0	0	1	0	0
sw	X	1	0	1	X	0	0	0
R-type	0	0	1	0	1	0	0	0
beq	X	0	0	0	X	0	0	1
j	X	X	0	0	X	0	1	0

(b) which instructions will be broken if signal RegDst has a stuck-at-0 fault? Why?

R-type, R-type 無法寫入正確的目標暫存器 (rd)

(c) Which instructions will be broken if signal MemRead has a stuck-at-1 fault? Why?

sw 還沒做完寫入記憶體的動作
sw, MemRead = 1 時, 會執行 lw, 所以 sw 無法進行寫入記憶體
從 Memory 讀出來的值是不正確




7.

(a) Give a sequence of branch outcomes that the accuracy of the 1-bit predictor is higher than the accuracy of the 2-bit predictor?

(b) Give a sequence of branch outcomes that the accuracy of the 2-bit predictor is

higher than the accuracy of the 1-bit predictor?

Ps: 1 bit 從 predict taken 開始 , 2 bit 從圖中左下開始



Ans:

經 sign-extend 後的位址

(e) 370, "电路圖" Branch stuck-at-1? Why?

lw, sw, R-type 的下一個指令會出錯

∵ 當 ALU result = 0 \Rightarrow zero = 1

Branch = 1 \Rightarrow PCsrc \Rightarrow PCsrc = 1 \Rightarrow 分支目的位址
zero = 1 \Rightarrow PCsrc = 0 \Rightarrow PC + 4


7. PC 拿到下一個指令位址的值不正確
(a) 對迴圈 1 管用

Branch outcomes	①	Accurate	②	A
T	T	Y	NT	N
T	T	Y	NT	N
T	T	Y	T	Y
NT	T	N	T	N
NT	NT	Y	T	N
		$\frac{4}{5} = \frac{80}{100}$	$\frac{1}{5} = \frac{20}{100}$	

(b) 圈起來已知 唱反調對 2 管用

Outcome	①	Accurate	②	A
T	T	Y	NT	N
NT	T	N	NT	Y ✓
T	F	N	NT	N
NT	T	N	NT	Y ✓
T	F	N	NT	N
		$\frac{1}{5} = \frac{20}{100}$	$\frac{2}{5} = \frac{40}{100}$	

另:



8.

8. Here is a recursive procedure in C and MIPS assembly codes. The parameter variable n corresponds to the argument register $\$a0$. Show the execution steps of MIPS assembly code if n equals 4. (10%)

```

int fact (int n) {
    if (n < 1) return (1);
    else return (n * fact (n - 1));
}

```

(1) fact: addi \$sp, \$sp, -8	(9) L1: addi \$a0, \$a0, -1
(2) sw \$ra, 4(\$sp)	(10) jal fact
(3) sw \$a0, 0(\$sp)	(11) lw \$a0, 0(\$sp)
(4) slti \$t0, \$a0, 1	(12) lw \$ra, 4(\$sp)
(5) beq \$t0, \$zero, L1	(13) addi \$sp, \$sp, 8
(6) addi \$v0, \$zero, 1	(14) mul \$v0, \$a0, \$v0
(7) addi \$sp, \$sp, 8	(15) jr \$ra
(8) jr \$ra	

觀念:

(1)~(5): 給一個 space 放 register, save saved register, if 判斷是否 argument(a0) 小於 1 => slti \$t0, \$a0, 1, beq \$t0, \$zero, L1

有則執行 return(1) (6): return 1 (7) pop 2 items from stack (8): return to caller

沒有則執行 else (9), (10)

最後 restore 和 return to caller 的動作 (11)(12)(13)(14)

stack pointer (\$sp)

\$sp: 指向堆疊區域"最新資料"所配置位址的暫存器

push: \$sp is decreased

pop: \$sp is increased

程序呼叫:

六步驟:

1. 將引數放在程序(callee)可以存取的地方

// set arguments(\$a0~\$a3)

2. 將控制權轉移給程序(callee)

// jal B

*3. 取得程序(callee)所需的儲存資源

// save saved registers (\$s0~\$s7)

4. 執行所指定的工作

// execute specified jobs

*5. 將所得結果放在呼叫程式(caller)可以存取得到的地方

// set return values (\$v0~\$v1)

 restore saved registers (\$s0~\$s7)

6. 將控制權將交回給呼叫程序(caller)

// jr \$ra

指令:

jal(jump and link)程序呼叫指令:跳到程序起始位址，同時將下一個指令的位址(PC+4)儲存在暫存器\$ra

jal ProcedureAddress

jr: 程序返回

jr \$ra

\$sp 堆疊指標 用來儲存被呼叫者所需要的暫存器位址

由高位址(high address)向低位址(low address)成長 push=>減法 pop=>加法

ppt26

slti:slti \$t0,\$s2,10 # t0 = 1 if \$s2 < 10 (ppt21)

0000 0000 0000 0000 0000 0000 0000 0001

1111 1111 1111 1111 1111 1111 1111 1110(1 的補數)

1111 1111 1111 1111 1111 1111 1111 1111(2 的補數)

Ans:

$N = 4 \Rightarrow$ 要算 4!

$(1,2,3,4,5,9,10) * 4 \rightarrow (1,2,3,4,5,6,7,8) \rightarrow (11,12,13,14,15)*4$

<補充> 支援 bne 指令的 datapath

