


a) compare the behaviour of D-latch and D-flip flop devices by completing the timing diagram given below. Assume each device initially stores 0.




Difference:


D flip-flop is edge-triggered (only effected at triggers.)
D-latch is affected everytime C is 1.

b) Consider 3 four-bit registers connected as shown. Initial values are 9.

Trace the timing diagram by completing it.



Q₃ Q₂ Q₁ Q₀ 10 | 15 | 13 | 12 | 6 | 14 | 6 | 5 | 7 | 11 | 8 | 16 | 3 | 13 | 10 | 2 | 4 | 6 | 12



Stored values of the registers:

Clock:	0	1	2	3	4	5	6
b ₃ b ₂ b ₁ b ₀	9	15	6	5	8	13	4
c ₃ c ₂ c ₁ c ₀	9	9	15	6	5	8	13
d ₃ d ₂ d ₁ d ₀	9	9	15	6	5	8	13

(stored values at registers)
(C)

(values after the value complements)
(+)