CSE331 – Computer Organization Assignment-4 Report

Date

07/01/2022

Author

Gökbey Gazi KESKİN

Table of Contents

Summary	3
Control Signals	4
Main Controller	4
a) 1-bit outputs	4
b) aluOp	4
ALU Controller	5
Testbenches	5
Registers	5
Instruction Memory	6
Data Memory	6
Processor	7
Arithmetic Operations	7
Logic Operations	7
Memory Operations	8
Branch Operations	9
	9

Summary




Figure 1

I followed this schematic while creating the processor. I added a bne signal for branch if not equal. I already had the ALU from last assignment, but I added zero output to it by using a comparator. New modules which I didn't have from last assignment are:

- -Instruction Memory
- -Registers
- -Data Memory
- -Processor itself

So I only added testbenches of these 4 because other modules are tested on the previous assignment and project directory is already too crowded.

Everything works as expected. There is only one problem and I explained it on testbench of the processor.

Control Signals

Main Controller

a) 1-bit outputs

Opcode3	Opcode2	Opcode1	Opcode0	regDst	branch	memRead	memToReg	mem <u>Write</u>	aluSrc	regWrite
0	0	0	0	1	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	1	1
0	0	1	0	0	0	0	0	0	1	1
0	0	1	1	0	0	0	0	0	1	1
0	1	0	0	0	0	0	0	0	1	1
0	1	0	1	0	1	0	0	0	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	0	0	1	1
1	0	0	0	0	0	1	1	0	1	1
1	0	0	1	0	0	0	0	1	1	0

regDst = opCode3'&opCode2'&opCode1'&opCode0'

branch= opCode3'&opCode2&(opCode1 xor opCode0)

memRead = opCode3&opCode2'&opCode1'&opCode0'

memToReg = memRead

memWrite= opCode3&opCode0

aluSrc = opCode3&opCode2'&opCode1'

|opCode3'(opCode2&opCode1'&opCode0'|opCode2'&opCode0 | opCode2'&opCode1 |
opCode1&opCode0)

regWrite = (branch | memWrite)'

bne = opCode3' & opCode2 & opCode1 & opCode0'

b) aluOp

Opcode3	Opcode2	Opcode1	Opcode0	aluOp2	aluOp1	aluOp0
0	0	0	0	0	0	0
0		0	1		0	1
U	0	U	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	1	0	0
0	1	0	1	1	0	1
0	1	1	0	1	1	0
0	1	1	1	1	1	1
1	0	0	0	0	0	1
1	0	0	1	0	0	1

aluOp2 = opCode2

aluOp1 = opCode1

aluOp0 = opCode3'opCode0 + opCode3opCode2'opCode1'

ALU Controller

aluOp2	aluOp1	aluOp0	Func2	Func1	Func0	aluCtr2	aluCtr1	aluCtr0
0	0	0	0	0	0	0	0	1
0	0	0	0	0	1	0	0	0
0	0	0	0	1	0	1	0	1
0	0	0	0	1	1	1	0	0
0	0	0	1	0	0	0	1	1
0	0	0	1	0	1	0	1	0
0	0	1	Х	Х	Χ	0	0	0
0	1	0	Χ	Χ	X	0	0	1
0	1	1	Χ	Χ	Х	0	1	0
1	0	0	Χ	Χ	Χ	0	1	1
1	0	1	Χ	Χ	Х	1	0	1
1	1	0	Х	Х	Χ	1	0	1
1	1	1	Χ	Χ	Χ	1	1	0

9201/0001 00 01 11 10

isRtype = aluOp2'aluOp1'aluOp0'

aluCtr2 = isRtype&func1 + aluOp2&(a1 + a0)

aluCtr1 = isRtype&func2 + aluOp2&aluOp1'&aluOp0' + aluOp1aluOp0

aluCtr0 = isRtype&func0' + aluOp1&aluOp0' + aluOp2aluOp1'

Testbenches

Registers

```
000000000000000000000000000010101 //R1
                                             00000000000000000000000000111111 //R2
     write_reg=3'b000;
write_data = 32'bll;
signal_reg_write=0;
                                                                  0,read_datal=
                                                                                     x,read_data2=
                                                                                                        x,register[x]=
                                                                  20, read_data1= 0, read_data2= 40, read_data1= 0, read_data2= 60, read_data1=4294967295, read_data2=
                                             # time=
                                                                                                       21,register[2]=4294967295
                                                                                                       21,register[0]=
3,register[0]=
                                             # time=
    80, read_data1=4294967295, read_data2=
                                                                                                        3, register[2]=4294967295
end
```

At time 0, reg_write is set to 1

At time 20, registers are read correctly and 32 bit max-number is successfully writed to register[2] because reg write is 1.

At time 40, registers are read correctly and 32 bit max-number couldn't writed to register[0] because reg[0] can't be changed.

At time 60, 32 bit max-number couldn't writed to register[0] because reg[0] can't be changed and reg_write is set to 0.

At time 80, 0 couldn't writed to register[2] because reg write is 0.

Instruction Memory

Data Memory

```
signal mem write=1;
     signal mem read=0;
 #20 write data = 32'd15;
     address = 32'd0;
 #20 write data= 32'd92;
     address = 32'd4;
 #20 signal_mem_write=0;
 #20 write data = 32'd66;
     address = 32'd8;
 #20 signal_mem_read=1;
     address=32'd0;
 #20 address=32'd4;
 #30 address=32'd8;
# memWrite:1,memRead=0,address=
                                    0,write data=
                                                        15,read data=
# memWrite:1,memRead=0,address=
                                    4,write data=
                                                         92,read data=
# memWrite:0,memRead=0,address=
                                                         92, read_data=
                                     4,write_data=
                                     8,write_data=
# memWrite:0,memRead=0,address=
                                                         66,read data=
# memWrite:0,memRead=1,address=
                                     0,write data=
                                                         66, read data=
                                                                              15
# memWrite:0,memRead=1,address=
                                     4,write_data=
                                                         66, read data=
# memWrite:0,memRead=1,address=
                                     8,write_data=
                                                         66, read data=
                                                                              92
# memWrite:0,memRead=1,address=
                                      8,write_data=
                                                          66, read data=
```

-Step1: 15 is successfully written to mem[0] because memWrite is 1. No data read at this step because memRead = 0

-Step2: 92 is successfully written to mem[4] because memWrite is 1. No data read at this step because memRead = 0

-Step3: 66 is not written to mem[8] because memWrite is 0. No data read at this step because memRead = 0

-Step4: 15 is successfully readed from mem[0] because memRead is 1. No data is writed at this step because memWrite = 0

-Step5: 92 is successfully readed from mem[4] because memRead is 1. No data is writed at this step because memWrite = 0

Last step: Although memRead is 1, nothing is readed from mem[8] because nothing is writed (check step 3).

Processor

Important Note: For every program counter value, the last result is the correct one. Values before the correct result are dummy outputs. This is probably because correct value is determined at negedge and I couldn't find a correct prog_ctr and clk combination. So dummy means value is not calculated yet. I couldn't fix it without breaking the working structure, so I left it as it is.

Arithmetic Operations

I printed the outputs as decimal values in this chapter for convenience.

```
0001 000 001 000110 // R1 = R0 + 6 = 6 ADDI lesult
                     0001 001 010 001000 // R2 = R1 + 8 = 14 ADDI (esult2
                     0000 001 010 011 001 //R3 = R1 + R2 = 20 ADD Kegult3
                     0000 000 001 010 001 //R2 = R1 + R0 = 6 ADD
                                                                         Results
                     0000 011 010 010 010 //R1 = R3 - R2 = 14 SUB
                                                                         Result6
                     0000 011 000 010 010 //R1 = R3 - R0 = 20 SUB
                                            data.txt
Results:time=
                                0, Program Counter:
                                                            0,Result=
                                                         0,Result=
Results:time=
                               40, Program Counter:
                               80, Program Counter:
                                                            4,Result=
Results:time=
                              120, Program Counter:
                                                           → 4,Result=
Results:time=
                              160, Program Counter:
                                                            8,Result=
Results:time=
                                                          ~ 8,Result=
                              200, Program Counter:
                                                                             20
Results:time=
                                                          12,Result=
12,Result=
                                                                             20 Dunm
Results:time=
                              240, Program Counter:
                                                                              6 Res
Results:time=
                              280, Program Counter:
                                                           16,Result=4294967290
Results:time=
                              320, Program Counter:
Results:time=
                              360, Program Counter:
                                                          - 16,Result=
                                                                             14
Results:time=
                              400, Program Counter:
                                                          20,Result=
                                                                             26
                                                                                 DUMMY
                                                          20,Result=
                                                                             20
Results:time=
                              440, Program Counter:
```

Logic Operations

R Type

```
0000000000000000000000000000000000 //R0
010101010101010101010101010101 //R1
1111111111111111111111111111 //R2
```

Initial Values of registers

```
0000_001_010_011_000 // R3 = R1 & R2 Result,
0000_001_000_011_000 // R3 = R1 & R0 Result,
0000_001_010_011_011 // R3 = R1 ^ R2 Result,
0000_001_000_011_011 // R3 = R1 ^ R0 Result,
0000_001_010_011_100 // R3 = R1 nor R2 Result,
0000_001_000_011_100 // R3 = R1 nor R0 Result,
0000_001_010_011_101 // R3 = R1 | R2 Result,
0000_001_000_011_101 // R3 = R1 | R0 Result,
```

```
0,Result=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# Results:time=
                            0, Program Counter:
                                                 0, Result=01010101010101010101010101010101 Result1
# Results:time=
                           60, Program Counter:
                                                 # Results:time=
                           80, Program Counter:
# Results:time=
                          140, Program Counter:
                                                  # Results:time=
                          160, Program Counter:
# Results:time=
                          180, Program Counter:
                                                   8,Result=01010101010101010101010101010101
                                                8,Result=1010101010101010101010101010101010
# Results:time=
                          220, Program Counter:
                                                 - 12,Result=10101010101010101010101010101010
# Results:time=
                          240, Program Counter:
                                                12,Result=0101010101010101010101010101010101
# Results:time=
                          300, Program Counter:
# Results:time=
                          320, Program Counter:
                                                  16,Result=01010101010101010101010101010101
                          340, Program Counter:
# Results:time=
                                                  16.Result=10101010101010101010101010101010
# Results:time=
                          380, Program Counter:
                                                  # Results:time=
                          400, Program Counter:
                                                 20,Result=10101010101010101010101010101010
# Results:time=
                          460, Program Counter:
# Results:time=
                          480, Program Counter:
                                                  24, Result=10101010101010101010101010101010
# Results:time=
                          500, Program Counter:
                                                  24, Result=01010101010101010101010101010101
                          540, Program Counter:
                                                # Results:time=
                                                # Results:time=
                          560, Program Counter:
# Results:time=
                          620, Program Counter:
```

```
1 type
                 00000000000000000000000000000000000 //R0
                 000000000000000000000000000010101 //R1
                 00000000000000000000000000111111 //R2
                           Initial Values of registers
                 0010_001_011_111111 // R3 = R1 & 111111 Resuff1
                 0010_010_011_110010 // R3 = R2 & 110010 Results
                 0011 001 011 111111 // R3 = R1 | 111111 Results
                 0011_010_011_110010 // R3 = R2 | 110010 lesul4
                 0011 001 011 111111 // R3 = R1 nor 111111 Results
                 0100 010 011 110010 // R3 = R2 nor 110010 Paulo
                                              # Results:time=
                          0, Program Counter:
                                               # Results:time=
                         20, Program Counter:
                                              0, Result=00000000000000000000000000010101 Qesult1.
                         60, Program Counter:
# Results:time=
                         80, Program Counter:
                                              # Results:time=
# Results:time=
                        100, Program Counter:
                                               # Results:time=
                        140, Program Counter:
# Results:time=
                        160, Program Counter:
                                              8, Result=00000000000000000000000000110010 Dumm
                                             8, Result=00000000000000000000000000111111 Results.
# Results:time=
                        180, Program Counter:
# Results:time=
                        240, Program Counter:
                                             ົ 12,Result=0000000000000000000000000111111 🗘 ພູນກາງ
                                               12, Result=000000000000000000000000110111 Dumny
# Results:time=
                        260, Program Counter:
                                               12, Result=000000000000000000000000111111 Result
# Results:time=
                        300, Program Counter:
                                              16, Result=0000000000000000000000000111111 Dunmy
# Results:time=
                        320, Program Counter:
# Results:time=
                        380, Program Counter:
                                              Results
                        400, Program Counter:
                                             20,Result=11111111111111111111111111111000000
                                               # Results:time=
                                                                                 Dunny
# Results:time=
                        420, Program Counter:
                                                                                  Result
      Memory Operations
      I printed the outputs as decimal values in this chapter for convenience.
     1001 000 001 000000 //M[0] = Content of R1 (21)
                                                         SW Address
     1001 000 010 000100 //M[4] = Content of R2 (63)
                                                         SW Addres
                                                    (21) LW Resulti
     1000 000 011 000000 //Content of R3 = M[0]
                                                    (63) LW lesult
     1000 000 100 000100 //Content of R4 = M[4]
     0011 011 101 000000 //R5 = R3 or 000000 (just to be sure)
     0011 100 110 000000 //R6 = R4 or 000000 (just to be sure)
                                                                          · Dunny ]
# Results:time=
                               0, Program Counter:
                                                         0,Result=
# Results:time=
                              60, Program Counter:
                                                         0,Result=
                                                                          O Dunny
# Results:time=
                              80, Program Counter:
                                                         4, Result=
                                                                          4 Address 2)
                                                      4,Result=
# Results:time=
                             100, Program Counter:
# Results:time=
                             160, Program Counter:
                                                        8,Result=
                                                                          4 Dummy
                                                                          x pur
# Results:time=
                             180, Program Counter:
                                                         8,Result=
                                                      8,Result=
# Results:time=
                             220, Program Counter:
                                                                         21 12 4
                                                      12, Result=
                                                                         21 Dinny
# Results:time=
                             240, Program Counter:
                                                                         63 R2
# Results:time=
                             300, Program Counter:
                                                        12,Result=
                                                       16,Result=
                             320, Program Counter:
                                                                         63 Dammy
# Results:time=
                                                       16,Result=
16,Result=
# Results:time=
                             340, Program Counter:
                                                                         O Dynny
                                                                         21 Resultor of
# Results:time=
                             380, Program Counter:
                                                       20,Result=
                                                                         21 Dunny
# Results:time=
                             400, Program Counter:
```

460, Program Counter:

20,Result=

63 Resulto

Results:time=

Branch Operations

```
المار ( 001 000 001 111111 //R1 = 111111 مرابط
 0011 000 010 111111 //R2 = 111111 Lines
 0010 000 011 000000 //R3 = 000000
 0010 000 100 000000 //R4 = 000000
 0101 001 011 000101 //add 5*4+4 to PC if R1==R3 (false) LIMS
 0101_001_010_000101 //add 5*4+4 to PC if R1==R2 (true) Line6
 0011_000_001_111111 //R1 = 111111 //1-this line will not be executed.
 0011 000 010 111111 //R2 = 111111 //2-this line will not be executed
 0010 000 011 000000 //R3 = 000000 //3-this line will not be executed .
 0010 000 100 000000 //R4 = 000000 //4-this line will not be executed .
 0011 000 001 111111 //R1 = 111111 //5-this line will not be executed.
 0110 001 010 000101 //add 5*4+4 to PC if R1!=R2 (false) ( [ Rell
0110 001 011 000101 //add 5*4+4 to PC if R1!=R3 (true) \(\sigma^21\)
# Results:time=
                                0, Program Counter:
                                                          0,Result=
# Results:time=
                                20, Program Counter:
                                                           0,Result=
# Results:time=
                               60, Program Counter:
                                                           _0,Result=
                                                                            63 4 rez
# Results:time=
                               80, Program Counter:
                                                          4,Result=
                                                          ∩ 8,Result=
# Results:time=
                              160, Program Counter:
                                                          8, Result=
# Results:time=
                              180, Program Counter:
                                                                             ولأسولا
                                                                            07 Line 5 (O dat ) unp)
63 ] Line 6 () umped)
# Results:time=
                              240, Program Counter:
                                                          12,Result=
# Results:time=
                             320, Program Counter:
                                                          16, Result=
                                                         16,Result=
# Results:time=
                             380, Program Counter:
# Results:time=
                             400, Program Counter:
                                                         20,Result=
                                                     60 (20, Result= 44, Result=
# Results:time=
                             460, Program Counter:
                                                                             orine (Didn't June)
# Results:time=
                             480, Program Counter:
                                                                            OBLITEIN JUMPED
# Results:time=
                                                          48, Result=
                             560, Program Counter:
                                                          48, Result=
# Results:time=
                             580, Program Counter:
                                                    bre 572, Result=
# Results:time=
                              640, Program Counter:
```