



CSE331 Computer Organization Assignment #2 Report - Gökçe Nur Erer 171044079

ALU Design Schematics

Schematics for ALU Design (CSE 331 Assignment #2)



- 000 A AND B
- 001 A OR B
- 010 A + B
- 011 A XOR B
- 100 A - B
- 101 A >> B (arithmetic shift right)
- 110 A << B (shift left)
- 111 A NOR B



One bit full adder

a	b	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

For S:


a	b	Cin	S
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$a'b'cin + a'b'cin' + ab'cin' + abcin = a \oplus b \oplus cin = S$$


For Cout:

a	b	Cin	Cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


$$ab'cin + abcin + abcin' + a'bcin = ab + cin(a \oplus b) = Cout$$




32 bit full adder/subtractor



2:1 mux 32 bit



4:1 mux 32 bit




2:1 mux 1 bit

I ₀	I ₁	S	Out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


I₁S

I ₀	S	Out
0	0	0
0	1	1
1	0	1
1	1	0

$$I_1 S + I_0 S' = out$$




32 bit AND




32 bit OR




32 bit NOR



32 bit XOR



SHIFT LEFT



ARITHMETIC SHIFT RIGHT

Verilog Modules And Their Descriptions

one_bit_full_adder

This module is the module which adds 2 1-bit binary numbers by using xor, and & or gates.

full_adder_32_bit

This module is the module which adds or subtracts 2, 32-bit binary numbers by using one bit full adders. To give the subtraction signal, this adder uses the select signal's most significant bit (s[2]) and uses an xor gate to convert the second number if necessary.

and32bit/or32bit/xor32bit/or32bit

These modules do the basic logical operations for 32-bit 2 binary numbers. In each of these modules their 1 bit versions are used to do the operation for each single digit.

mux_2_1_for_1_bit

These module creates a 2:1 mux which takes 1 bit inputs by using 2 and gates, one or gate and an inverter.

mux_2_1_for_32_bit

These module uses 2:1 1-bit muxes to create a 2:1 32-bit mux. Each digit of each number is processed by a single 2:1 1-bit mux, which makes the total mux count 32. If the select bit of all the muxes are 0 the first number is chosen, if the select bit of all the muxes are 1 then the second number is chosen.

mux_4_1_for_32_bit

These module uses 2:1 32-bit muxes to create a 4:1 32-bit mux. Each two of the four input numbers are processed by a single 2:1 32-bit mux, which makes the total mux count 2 for the first layer. From those 2 muxes one output has to be selected so another 2:1 32-bit mux decides which one to choose.

For this whole 4:1 32-bit mux, 2 select bits are needed. For the first layer of muxes the least significant bit of the select input enters to both muxes. For the second layer of muxes the most significant bit of the select input enters to the mux.

shifter0to1/shifter0to2/shifter0to4/shifter0to8/shifter0to16

These modules are for the arithmetic shift right module's layers. The whole connections can be seen in the schematic above. First layer → shifter0to1 Second Layer→shifter0to2..etc

ArithmeticShiftRight32bit

This module uses shifter0to1/shifter0to2/shifter0to4/shifter0to8/shifter0to16 modules to use as its layers of shifting and results a 32 bit shifted number. This module shifts a 32 bit number arithmetically right by another given 32 bit number. The whole logic behind this module can be seen in the schematic above.

shifterLeft0to1/shifterLeft0to2/shifterLeft0to4/shifterLeft0to8/shifterLeft0to16

These modules are for the shift left module's layers. The whole connections can be seen in the schematic above. First layer → shifterLeft0to1 Second Layer→shifterLeft0to2..etc

shifterLeft32bit

This module uses shifterLeft0to1/shifterLeft0to2/shifterLeft0to4/shifterLeft0to8/shifterLeft0to16 modules to use as its layers of shifting and results a 32 bit shifted number. This module shifts a 32 bit number logically left by another given 32 bit number. The whole logic behind this module can be seen in the schematic above.

Alu32

This module is the top module where the whole ALU implementation is. This module calculates AND,OR,+,XOR,-,>>,<<,NOR operations and puts them as input into a layer of muxes. Each 2 operation enters a 2:1 32-bit mux first, then the resulting outputs enter into a 4:1 32-bit mux which gives us the overall result.

For the first layer of muxes the select bit is s0, s0 is also connected to the adder's cin input.

For the 4:1 mux the select bits are s2 and s1.

Simulation Result

