



# CSE331 Computer Organization Assignment #2 Report - Gökçe Nur Erer 171044079

## **ALU Design Schematics**











32 bit AND	32 bit OR	32 bit NOR	32 bit XOR
80 D- RO	20 - D− RO	a0 =D0−R0	80 D- RO
81=D-R1	BI D-RI	81 DO-R1	81 D-R1
62 - D- R2	92 → P2	62 Do-R2	82 D-R2
43 D- R3	43 -D-R3	03 -Do-R3	63 ⊅D-R3
84 =D- K4	24 D-R4	84 Da-R4	\$\$ D-R4
65 =D-R5	85 D-25	\$5±D0−25	85 D-25
86 ID-R6	66 D-R6	46-Do-R6	06 D-R6
67=D-R7	87 D-R7	67-D0-R7	67 1D-R7
88=D− R8	\$\$ -D-R8	# Do-R8	88 ⊅D-R8
87=D-R9	69 D-R9	89- <b>D</b> 0-R9	67 D-R9
:18=D- RIO	818 -D-RIO	818-Do-R10	#8 ⊅D-R10
BII = D- RII	all D-RII	611 -Do-R11	611 D-R11
812 D- R12	912 D-R12	812 DO-R12	812 D-R12
##=D- R13	6월 - D-R13	#3 → R13	間 D-R13
號=D-R14	# D-R14	# Da-R14	競⊅D-R14
815 D- R15	85 D-R15	815-Do-R15	815 D-R15
816 =D-R16	all D-R16	816-Do-R16	all D-RIG
## = D-R17	# -D-R17	617-DO-R17	# 1D-R17
al8 -D-R18	al8 -D-R18	a18-Do-R18	al8 D-R18
017 =D- R19	all D-R19	a19-Do-R19	al7 10-R19
20 - D-R20	200 D-R20	20 Do-R20	\$20 D-R20
a21 _D- R21	a21 → R21	621-Do-R21	12 D-R21
622 D-R22	## ⇒ R22	622 Do-R22	622 D-R22
#3=D-R23	## D-R23	## <b>=</b> Do-R23	83 D-823
a24 D- R24	424 D-R24	624-Do-R24	a24-20-R24
\$\$=D-R25	# D-R25	25 Do-R25	85 D-R25
824 - D- R26	824 D- R26	224 Do-R26	226 D- R26
627 D- R27	627 D-127	627 DO-R27	627 D-827
929 = D-R28	022 D-R28	028 Do-R28	22 D-R28
127 = D- R29	# D-R29	127 Do-R29	127 D-R29
250 D- R30	250 D-R30	250 Do-R30	450 D-R30
831=D-R31	asi D- R31	a31 - Do- R31	831 D- R31





## **Verilog Modules And Their Descriptions**

## one\_bit\_full\_adder

This module is the module which adds 2 1-bit binary numbers by using xor, and & or gates.

#### full\_adder\_32\_bit

This module is the module which adds or subtracts 2, 32-bit binary numbers by using one bit full adders. To give the subtraction signal, this adder uses the select signal's most significant bit (s[2]) and uses an xor gate to convert the second number if necessary.

### and32bit/or32bit/xor32bit/or32bit

These modules do the basic logical operations for 32-bit 2 binary numbers. In each of these modules their 1 bit versions are used to do the operation for each single digit.

## mux\_2\_1\_for\_1\_bit

These module creates a 2:1 mux which takes 1 bit inputs by using 2 and gates, one or gate and an inverter.

#### mux\_2\_1\_for\_32\_bit

These module uses 2:1 1-bit muxes to create a 2:1 32-bit mux. Each digit of each number is processed by a single 2:1 1-bit mux, which makes the total mux count 32. If the select bit of all the muxes are 0 the first number is chosen, if the select bit of all the muxes are 1 then the second number is chosen.

## mux\_4\_1\_for\_32\_bit

These module uses 2:1 32-bit muxes to create a 4:1 32-bit mux. Each two of the four input numbers are processed by a single 2:1 32-bit mux, which makes the total mux count 2 for the first layer. From those 2 muxes one output has to be selected so another 2:1 32-bit mux decides which one to choose.

For this whole 4:1 32-bit mux, 2 select bits are needed. For the first layer of muxes the least significant bit of the select input enters to both muxes. For the second layer of muxes the most significant bit of the select input enters to the mux.

### shifter0to1/shifter0to2/shifter0to4/shifter0to8/shifter0to16

These modules are for the arithmetic shift right module's layers. The whole connections can be seen in the schematic above. First layer  $\rightarrow$  shifter0to1 Second Layer $\rightarrow$ shifter0to2..etc

#### ArithmeticShiftRight32bit

This module uses shifter0to1/shifter0to2/shifter0to4/shifter0to16 modules to use as its layers of shifting and results a 32 bit shifted number. This module shifts a 32 bit number aritmetically right by another given 32 bit number. The whole logic behind this module can be seen in the schematic above.

### shifterLeft0to1/shifterLeft0to2/shifterLeft0to4/shifterLeft0to8/shifterLeft0to16

These modules are for the shift left module's layers. The whole connections can be seen in the schematic above. First layer  $\rightarrow$  shifterLeft0to1 Second Layer $\rightarrow$ shifterLeft0to2..etc

#### shifterLeft32bit

This module uses shifterLeft0to1/shifterLeft0to2/shifterLeft0to4/shifterLeft0to8/shifterLeft0to16 modules to use as its layers of shifting and results a 32 bit shifted number. This module shifts a 32 bit number logically left by another given 32 bit number. The whole logic behind this module can be seen in the schematic above.

#### Alu32

This module is the top module where the whole ALU implementation is. This module calculates AND,OR,+,XOR,-,>>,<<,NOR operations and puts them as input into a layer of muxes. Each 2 operation enters a 2:1 32-bit mux first, then the resulting outputs enter into a 4:1 32-bit mux which gives us the overall result.

For the first layer of muxes the select bit is s0, s0 is also connected to the adder's cin input.

For the 4:1 mux the select bits are s2 and s1.

#### **Simulation Result**

