


CSE 433 EMBEDDED SYSTEMS PROJECT #0

Gökçe Nur Erer - 171044079

STATE DIAGRAM & STATE TABLES

A → Initial State → out = 0
B → "1" State → out = 0
C → "10" State → out = 0
D → "101" State → out = 0
E → "1011" State → out = 0
F → "10111" State → out = 1



Current state	Input	Next State	Output
A	0	A	0
	1	B	0
B	0	C	0
	1	B	0
C	0	A	0
	1	D	0
D	0	C	0
	1	E	0
E	0	C	0
	1	F	0
F	0	A	1
	1	B	1

Curr.State s3 s2 s1	Input	Next State d3 d2 d1	Output
000	0	000	0
	1	001	0
001	0	010	0
	1	001	0
010	0	000	0
	1	011	0
011	0	010	0
	1	100	0
100	0	010	0
	1	101	0
101	0	000	1
	1	001	1

		S1 I			
		00	01	11	10
S3 S2	00				
	01			1	
	11				
	10		1		

$$D3 = \bar{S3}.S2.S1.I + S3.\bar{S2}.\bar{S1}.I$$

		S1 I			
		00	01	11	10
S3 S2	00				1
	01		1		1
	11				
	10	1			


$$D2 = \bar{S3}.S1.\bar{I} + S3.\bar{S2}.\bar{S1}.\bar{I} + \bar{S3}.S2.\bar{S1}.I$$

		S1 I			
		00	01	11	10
S3 S2	00		1	1	
	01		1		
	11				
	10		1	1	

$$D1 = \bar{S2}.I + \bar{S3}.\bar{S1}.I$$

$$\text{Output} = S3.\bar{S2}.S1$$


CIRCUIT DESIGN



TEST CASES


CASE 1: 1110101110

In this case, it is expected to see the output at 1 when 9th digit of this stream is given as the input.



CASE 2: 1011101110

In this case it is expected to see the output as 1 when 5th digit of the bit stream is given as the input.



PS to Case 2 : Project PDF assumed that 101110111 will be detected like there is only one 10111. That is why the simulation doesn't show output as 1 for the second, intermixed 10111. Detector sees it as "0111...."

CASE 3: 0011001110

In this case since the sequence we are looking for is not in the bit stream the output will be observed 0 always.

