CSE 433 EMBEDDED SYSTEMS PROJECT #O

Gökge Nur Erer - 171044079

STATE DIAGRAM & STATE TABLES


```
A Initial State \rightarrow out=0

B \rightarrow "1" State \rightarrow out=0

C \rightarrow "10" State \rightarrow out=0


D \rightarrow "101" State \rightarrow out=0

E \rightarrow "1011" State \rightarrow out=1
```




Current State	Input	Next State	Output	
Α	0	A B	00	
В	0	C B	00	
С	0	A D	00	
D	0	CE	00	
E	0	C	00	
F	0	A B	1	

Curr. State 53 52 51	Input	Next State 03 D2 D1	Output
000	0	000	00
001 001	0	010 001	00
010 010	0	000 011	00
011 011	0 1	010 100	00
100 100	0	010 101	00
101	0 1	000 001	1



 $D3 = \overline{S3}.S2.S1.I + S3.\overline{S2}.\overline{S1}.I$


5352	1 I 00	01	11	10
00				1
01				1
11				
10	1			



D1= S2. I + S3. S1. I


Output = $53.\overline{52}.51$

CIRCUIT DESIGN




TEST CASES CASE 1: 11101011110

In this case, it is expected to see the output at 1 when 9th digit of this stream is given as the input.



CASE 2: 1011101110

In this case it is expected to see the output as 1 when 5th digit of the bit stream is given as the input.



PS to Case 2: Project PDF assumed that 101110111 will be detected like there is only one 10111. That is why the simulation doesn't show output as 1 for the second, intermixed 10111. Detector sees it as "0111...."

CASE 3:0011001110

In this case since the sequence we are looking for is not in the bit stream the output will be observed 0 always.

