


# CSE331 COMPUTER ORGANIZATION HOMEWORK 2 Gökhan HAS – 161044067


First, I started to design XOR gate. I used the following circuit for this process. I have used two NOT, two AND and one OR gate.







#### Here is a testbench code for xor;






# My\_Mux 4x1:







### MUX Testbench Code:




Now, we can design 1-bit-ALU.




The variable names (wire's name) that I use in Quartus are described above.



#### 1-Bit-ALU TestBench code:





000   AND	ALUOp	Op   Function
	000	AND
001   OR	001	OR
010   ADD	010	ADD
110   SUBTRACT	110	SUBTRACT
111   SET-ON-LESS-THAN	111	SET-ON-LESS-THAN


Array is ALUOPScode.

#### 32-bits-ALU:

```
| Control 16-88 - Collection | Collection |
```


```
my_xor calculate_V(V, carryOutArray[31], carryOutArray[30]);
my_lbit_ALU calculate_ADD(tempResult2, tempCarry, ALUopsSub , carryOutArray[30], AiArray[31], BiArray[31], bZero);
my_xor calculate_Set(set, V, tempResult2);
my_lbit_ALU finalBit(outputArray[0], finalCarryOutput, ALUopsArray, ALUopsArray[2], AiArray[0], BiArray[0], set);
```

Here is important. 1 bits from MSB. The ALU for the MSB must also detect overflow and indicate the sign of the result.




## Attention the C0 is equal to ALUopArray's third element. (ALUOPS[2])

#### 32-bit-ALU- TestBenchCode:



You can see which process has been tested by looking at the OP codes. Each process was tested *at least* 2 times.



#### 32-Bits-Testers ...