CSE 331 PROJECT 3 MIPS LOAD – STORE

Gökhan Has - 161044067

NOT: Dosyalardan okuma yapan modüllerde dosya yolu (path) sorun yaratabilmektedir. Eğer hata alınırsa dosya yolunun kontrol edilerek düzeltilmesi gerekmektedir.

NOT: Ana modül (mips_32) hariç, diğer modüllerin testbenchleri düzgün çalışmaktadır. Diğer modüller testbenchlerden ayrı ayrı kontrol edilebilir.

Register Modül:

```
VSIM 4> step -current
# time = 0.
# Read_Reg_1 = 00010,
# Read_Reg_2 = 00110,
# Write Register = 01010,
# Signal_RegWrite = 1
# time = 160,
# Read Reg 1 = 00011,
# Read_Reg_2 = 00111,
# Read_data_1 = 0000000000000000000000000000111
# Write_Register = 01011,
# Signal RegWrite = 1
# time = 320,
# Read_Reg_1 = 00100,
# Read_Reg_2 = 01000,
# Write_Register = 01100,
# Write_data = 00000000000000000000000000001110
# Signal_RegWrite = 1
             : C:/altera/13.1/project3workspace/register_testbench.v(17)
# ** Note: $finish
  Time: 321 ps Iteration: 0 Instance: /register_testbench
# Break in Module register testbench at C:/altera/13.1/project3workspace/register testbench.v line 17
```

Control Unit Modül: Sinyaller kodda yorum satırlarında açıklanmıştır.

```
VSIM 4> step -current

# Opcode = 100000, MemRead = 1, LastSignal0 = 1, LastSignal1 = 1, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 0

# Opcode = 100100, MemRead = 1, LastSignal0 = 1, LastSignal1 = 1, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1

# Opcode = 100001, MemRead = 1, LastSignal0 = 1, LastSignal1 = 0, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 0

# Opcode = 100101, MemRead = 1, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1

# Opcode = 001111, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1

# Opcode = 100011, MemRead = 0, LastSignal0 = 0, LastSignal1 = 1, RegWrite = 0, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1

# Opcode = 101000, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 1, SH = 0, ZeroOrSign = 1

# Opcode = 101001, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 0, SH = 1, ZeroOrSign = 1

# Opcode = 101001, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 0, SH = 0, ZeroOrSign = 1

# Opcode = 101011, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 0, SH = 0, ZeroOrSign = 1
```

SignExtender Modül:

ZeroExtender Modül:

Inst Modül:

```
# time = 0, Insruction: 1000000001100010000000000000001010
# time = 20, Insruction: 10000000010000111110101000110000
# time = 40, Insruction: 1001000010100110001100011
# time = 60, Insruction: 10010000110001011111000110110001
```

Immediate Modül:

Mips_32 Modül:

Modülün kendisinde yorum satırlarıyla hangi işlemin ne amaçlar için yapıldığı açıklanmıştır.

Datapath'in temize geçirilmemiş hali zipdeki ssler klasöründe bulunmaktadır.

```
# instruction: 100000000110001000000000000001010,
# Opcode= 100000 ,
# rs = 00011 ,
 rt = 00010 ,
# immediate = 0000000000001010
# Mem_read = 1 ,
# Last_signal0 = 1,
 Last_signal1 = 1,
 Reg_Write = 1,
# Mem Write = 0,
# Store_Byte = 0,
 Store_Halfword = 0,
 ZeroOrSign = 0.
# instruction: 10000000010000111110101000110000,
 Opcode= 100000 ,
# rs = 00010 ,
# rt = 00011 ,
# immediate = 1110101000110000
# Mem_read = 1 ,
# Last_signal0 = 1,
 Last_signal1 = 1,
 Reg_Write = 1,
 Mem_Write = 0,
# Store_Byte = 0,
 Store_Halfword = 0,
 ZeroOrSign = 0,
 # Read_Data_1 = 000000000000000000000000000000011,
# instruction: 10010000101001100011000100110001,
# Opcode= 100100 ,
# rs = 00101 ,
# rt = 00110 ,
# immediate = 0011000100110001
# Mem_read = 1 ,
# Last signal0 = 1,
# Last_signall = 1,
# Reg Write = 1,
# Mem Write = 0,
# Store_Byte = 0,
# Store Halfword = 0,
# ZeroOrSign = 1.
# instruction: 10010000110001011111000110110001,
# Opcode= 100100 ,
# rs = 00110 ,
# rt = 00101 ,
# immediate = 1111000110110001
# Mem_read = 1 ,
# Last_signal0 = 1,
# Last signall = 1,
# Reg Write = 1,
# Mem_Write = 0,
# Store Byte = 0,
# Store_Halfword = 0,
# ZeroOrSign = 1,
```

```
instruction: 10000110010101000000111000011010,
Opcode= 100001 ,
rs = 10010 ,
rt = 10100 ,
immediate = 0000111000011010
Mem_read = 1,
Last_signal0 = 1,
Last_signal1 = 0,
Reg Write = 1,
Mem Write = 0,
Store Byte = 0,
Store Halfword = 0,
ZeroOrSign = 0,
instruction: 10000110100100101111000000110101,
Opcode= 100001 ,
rs = 10100 ,
rt = 10010 ,
immediate = 1111000000110101
Mem_read = 1,
Last signal0 = 1,
Last signal1 = 0,
Reg Write = 1,
Mem Write = 0,
Store_Byte = 0,
Store Halfword = 0,
ZeroOrSign = 0,
```

```
instruction: 1001011011001001000010101010101000,
: Opcode= 100101 ,
rs = 10110 ,
: rt = 01001 ,
immediate = 0000101010101000
Mem read = 1 ,
: Last signal0 = 0,
Last_signall = 0,
Reg_Write = 1,
Mem Write = 0,
: Store Byte = 0,
: Store Halfword = 0,
ZeroOrSign = 1,
i time: 650 PC: 0000000000000000000000000000111,
instruction: 10010101001101101111000001010100,
: Opcode= 100101 ,
: rs = 01001 ,
: rt = 10110 ,
immediate = 1111000001010100
Mem_read = 1 ,
: Last signal0 = 0,
: Last signal1 = 0,
Reg Write = 1,
: Mem Write = 0,
: Store Byte = 0,
: Store Halfword = 0,
ZeroOrSign = 1,
: Read Data 2 = 00000000000000000000000011110000
instruction: 00111100110010000101000010001001,
: Opcode= 001111 ,
: rs = 00110 ,
: rt = 01000 ,
immediate = 0101000010001001
Mem read = 0 ,
Last signal0 = 0.
Last signal1 = 0.
Reg Write = 0.
Mem Write = 0,
: Store Byte = 0,
: Store Halfword = 0,
ZeroOrSign = 1.
```

```
instruction: 00111101000001100101010101010000,
Opcode= 001111 ,
rs = 01000 ,
rt = 00110 ,
immediate = 0101010101001000
Mem_read = 0 ,
Last signal0 = 0,
Last signal1 = 0,
Reg Write = 0,
Mem Write = 0,
Store_Byte = 0,
Store Halfword = 0,
ZeroOrSign = 1,
Read_Data_2 = 00000000000000000000000000001111
instruction: 10001110001100110000000010000000,
Opcode= 100011 ,
rs = 10001 ,
rt = 10011 ,
immediate = 0000000010000000
Mem read = 0,
Last signal0 = 0,
Last signal1 = 1,
Reg Write = 0,
Mem Write = 0,
Store Byte = 0,
Store Halfword = 0,
ZeroOrSign = 1,
Read Data 1 = 000000000000000000000000000001111,
time: 1050 PC: 000000000000000000000000000001011,
instruction: 100011100111000111100000000000010,
Opcode= 100011 ,
rs = 10011 ,
rt = 10001 ,
immediate = 11100000000000010
Mem_read = 0 ,
Last signal0 = 0,
Last signal1 = 1,
Reg Write = 0,
Mem Write = 0,
Store Byte = 0,
Store Halfword = 0,
ZeroOrSign = 1,
Read Data 2 = 000000000000000000000000000010011
```

```
instruction: 10100000111001100001000010000100,
Opcode= 101000 ,
rs = 00111 ,
rt = 00110 ,
immediate = 0001000010000100
Mem_read = 0 ,
Last signal0 = 0,
Last signal1 = 0,
Reg Write = 0,
Mem Write = 1,
Store Byte = 1,
Store Halfword = 0,
ZeroOrSign = 1,
Read Data 1 = 0000000000000000000000000000000011,
instruction: 10100000110001111110000000010011,
Opcode= 101000 ,
rs = 00110 ,
rt = 00111 ,
immediate = 1110000000010011
Mem read = 0,
Last signal0 = 0,
Last signal1 = 0,
Reg Write = 0,
Mem Write = 1,
Store Byte = 1,
Store Halfword = 0,
ZeroOrSign = 1,
Read Data 1 = 00000000000000000000000000000000111,
time: 1350 PC: 0000000000000000000000000001110,
instruction: 10100110001001100000010000001111,
Opcode= 101001 ,
rs = 10001 ,
rt = 00110 ,
immediate = 0000010000001111
Mem read = 0,
Last signal0 = 0,
Last signal1 = 0,
Reg Write = 0,
Mem Write = 1,
Store Byte = 0,
Store Halfword = 1,
ZeroOrSign = 1,
Read Data 2 = 000000000000000000000000000000111
```

```
time: 1450 PC: 0000000000000000000000000001111,
instruction: 10100100110100010001011111000000,
Opcode= 101001 ,
rs = 00110 ,
rt = 10001 ,
immediate = 0001011111000000
Mem read = 0,
Last_signal0 = 0,
Last_signal1 = 0,
Reg Write = 0,
Mem Write = 1,
Store Byte = 0,
Store Halfword = 1,
ZeroOrSign = 1,
Read_Data_1 = 00000000000000000000000000000001,
instruction: 10101110001001110000011111100011,
Opcode= 101011 ,
rs = 10001 ,
rt = 00111 ,
immediate = 00000111111100011
Mem_read = 0 ,
Last signal0 = 0,
Last signal1 = 0,
Reg Write = 0,
Mem Write = 1,
Store_Byte = 0,
Store Halfword = 0,
ZeroOrSign = 1,
Read_Data_1 = 000000000000000000000000000xxxxxxxx,
instruction: 10101100111100010000101111000001,
Opcode= 101011 ,
rs = 00111 ,
rt = 10001 ,
immediate = 0000101111000001
Mem_read = 0 ,
Last signal0 = 0,
Last signal1 = 0,
Reg Write = 0,
Mem Write = 1,
Store Byte = 0,
Store Halfword = 0,
ZeroOrSign = 1,
```