

CSE 331 PROJECT 3 MIPS LOAD – STORE

Gökhan Has – 161044067

NOT : Dosyalardan okuma yapan modüllerde dosya yolu (path) sorun yaratabilmektedir. Eğer hata alınırsa dosya yolunun kontrol edilerek düzeltilmesi gerekmektedir.

NOT : Ana modül (mips_32) hariç, diğer modüllerin testbenchleri düzgün çalışmaktadır. Diğer modüller testbenchlerden ayrı ayrı kontrol edilebilir.

Register Modül :

```
VSIM 4> step -current
# time = 0,
# Read_Reg_1 = 00010,
# Read_Data_1 = 00000000000000000000000000000000
# Read_Reg_2 = 00110,
# Read_data_1 = 00000000000000000000000000000110
# Write_Register = 01010,
# Write_data = 00000000000000000000000000000110
# Signal_RegWrite = 1
#
#
# time = 160,
# Read_Reg_1 = 00011,
# Read_Data_1 = 00000000000000000000000000000001
# Read_Reg_2 = 00111,
# Read_data_1 = 00000000000000000000000000000111
# Write_Register = 01011,
# Write_data = 00000000000000000000000000000110
# Signal_RegWrite = 1
#
#
# time = 320,
# Read_Reg_1 = 00100,
# Read_Data_1 = 000000000000000000000000000000100
# Read_Reg_2 = 01000,
# Read_data_1 = 00000000000000000000000000000111
# Write_Register = 01100,
# Write_data = 00000000000000000000000000000110
# Signal_RegWrite = 1
#
#
# ** Note: $finish      : C:/altera/13.1/project3workspace/register_testbench.v(17)
#   Time: 321 ps  Iteration: 0  Instance: /register_testbench
# 1
# Break in Module register_testbench at C:/altera/13.1/project3workspace/register_testbench.v line 17
```

Control Unit Modül: Sinyaller kodda yorum satırlarında açıklanmıştır.

```
VSIM 4> step -current
# Opcode = 100000, MemRead = 1, LastSignal0 = 1, LastSignal1 = 1, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 0
# Opcode = 100100, MemRead = 1, LastSignal0 = 1, LastSignal1 = 1, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1
# Opcode = 100001, MemRead = 1, LastSignal0 = 1, LastSignal1 = 0, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 0
# Opcode = 100101, MemRead = 1, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 1, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1
# Opcode = 001111, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1
# Opcode = 100011, MemRead = 0, LastSignal0 = 0, LastSignal1 = 1, RegWrite = 0, MemWrite = 0, SB = 0, SH = 0, ZeroOrSign = 1
# Opcode = 101000, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 1, SH = 0, ZeroOrSign = 1
# Opcode = 101001, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 0, SH = 1, ZeroOrSign = 1
# Opcode = 101011, MemRead = 0, LastSignal0 = 0, LastSignal1 = 0, RegWrite = 0, MemWrite = 1, SB = 0, SH = 0, ZeroOrSign = 1
```

SignExtender Modül:

```
# time = 0,      Immediate = 11111111111111,      Result = 11111111111111111111111111111111
# time =20,      Immediate = 1111111000000001,     Result = 11111111111111111111111000000001
# time =40,      Immediate = 0000000000001111,     Result = 00000000000000000000000000001111
# time =60,      Immediate = 0000000000000000,     Result = 00000000000000000000000000000000
```

ZeroExtender Modül:

```
# time = 0,      Immediate = 11111111111111,      Result = 00000000000000001111111111111111
# time =20,      Immediate = 1111111000000001,     Result = 00000000000000001111111000000001
# time =40,      Immediate = 0000000000001111,     Result = 00000000000000000000000000001111
# time =60,      Immediate = 0000000000000000,     Result = 00000000000000000000000000000000
```

Inst_Modül:

```
# time = 0, Instruction: 100000000110001000000000000001010
# time = 20, Instruction: 10000000010000111110101000110000
# time = 40, Instruction: 10010000101001100011000100110001
# time = 60, Instruction: 10010000110001011111000110110001
```

Immediate Modül:

```
# time = 0,      Immediate = 11111111111111,      Result = 11111111111111100000000000000000
# time =20,      Immediate = 1111111000000001,     Result = 11111111000000001000000000000000
# time =40,      Immediate = 0000000000001111,     Result = 00000000000011110000000000000000
# time =60,      Immediate = 0000000000000000,     Result = 00000000000000000000000000000000
```

Mips_32 Modül:

Modülün kendisinde yorum satırlarıyla hangi işlemin ne amaçlar için yapıldığı açıklanmıştır.

Datapath'in temize geçirilmemiş hali zipdeki ssler klasöründe bulunmaktadır.

```

# time: 0 PC: 00000000000000000000000000000000,
# instruction: 10000000011000100000000000001010,
# Opcode= 100000 ,
# rs = 00011 ,
# rt = 00010 ,
# immediate = 00000000000001010
# Mem_read = 1 ,
# Last_signal0 = 1,
# Last_signal1 = 1,
# Reg_Write = 1,
# Mem_Write = 0,
# Store_Byte = 0,
# Store_Halfword = 0,
# ZeroOrSign = 0,
# WriteData = 000000000000000000000000xxxxxxx,
# Read_Data_1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,
# Read_Data_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#
#
# time: 50 PC: 00000000000000000000000000000001,
# instruction: 1000000001000011110101000110000,
# Opcode= 100000 ,
# rs = 00010 ,
# rt = 00011 ,
# immediate = 1110101000110000
# Mem_read = 1 ,
# Last_signal0 = 1,
# Last_signal1 = 1,
# Reg_Write = 1,
# Mem_Write = 0,
# Store_Byte = 0,
# Store_Halfword = 0,
# ZeroOrSign = 0,
# WriteData = 000000000000000000000000xxxxxxx,
# Read_Data_1 = 00000000000000000000000000000011,
# Read_Data_2 = 0000000000000000000000000000010
#
#
# time: 150 PC: 00000000000000000000000000000010,
# instruction: 10010000101001100011000100110001,
# Opcode= 100100 ,
# rs = 00101 ,
# rt = 00110 ,
# immediate = 0011000100110001
# Mem_read = 1 ,
# Last_signal0 = 1,
# Last_signal1 = 1,
# Reg_Write = 1,
# Mem_Write = 0,
# Store_Byte = 0,
# Store_Halfword = 0,
# ZeroOrSign = 1,
# WriteData = 000000000000000000000000xxxxxxx,
# Read_Data_1 = 000000000000000000000000xxxxxxx,
# Read_Data_2 = 00000000000000000000000000000011
#
#
# time: 250 PC: 00000000000000000000000000000011,
# instruction: 10010000110001011111000110110001,
# Opcode= 100100 ,
# rs = 00110 ,
# rt = 00101 ,
# immediate = 1111000110110001
# Mem_read = 1 ,
# Last_signal0 = 1,
# Last_signal1 = 1,
# Reg_Write = 1,
# Mem_Write = 0,
# Store_Byte = 0,
# Store_Halfword = 0,
# ZeroOrSign = 1,
# WriteData = 000000000000000000000000xxxxxxx,
# Read_Data_1 = 0000000000000000000000000000101,
# Read_Data_2 = 00000000000000000000000000000110
#

```



```

time: 550 PC: 00000000000000000000000000000000000000110,
instruction: 10010110110010010000101010101000,
Opcode= 100101 ,
rs = 10110 ,
rt = 01001 ,
immediate = 000010101010101000
Mem_read = 1 ,
Last_signal0 = 0,
Last_signal1 = 0,
Reg_Write = 1,
Mem_Write = 0,
Store_Byte = 0,
Store_Halfword = 0,
ZeroOrSign = 1,
WriteData = 0000101010101000000000000000000000,
Read_Data_1 = 0000000000000000000000000000000000xxxxxxx,
Read_Data_2 = 0000000000000000000000000000000000000010010

time: 650 PC: 000000000000000000000000000000000000000111,
instruction: 10010101001101101111000001010100,
Opcode= 100101 ,
rs = 01001 ,
rt = 10110 ,
immediate = 1111000001010100
Mem_read = 1 ,
Last_signal0 = 0,
Last_signal1 = 0,
Reg_Write = 1,
Mem_Write = 0,
Store_Byte = 0,
Store_Halfword = 0,
ZeroOrSign = 1,
WriteData = 1111000001010100000000000000000000,
Read_Data_1 = 00000000000000000000000000000000000010110,
Read_Data_2 = 00000000000000000000000000000000000011110000

time: 750 PC: 0000000000000000000000000000000000000001000,
instruction: 00111100110010000101000010001001,
Opcode= 001111 ,
rs = 00110 ,
rt = 01000 ,
immediate = 0101000010001001
Mem_read = 0 ,
Last_signal0 = 0,
Last_signal1 = 0,
Reg_Write = 0,
Mem_Write = 0,
Store_Byte = 0,
Store_Halfword = 0,
ZeroOrSign = 1,
WriteData = 0101000010001001000000000000000000,
Read_Data_1 = 0000101010101000000000000000000000,
Read_Data_2 = 00000000000000000000000000000000000010110

```


