



a)

BR ₁	BR ₂	BR ₃	BG	BR	BG ₁	BG ₂	BG ₃
1	x	x	1	1	1	0	0
1	x	x	0	1	0	0	0
0	1	x	1	1	0	1	0
0	1	x	0	1	0	0	0
0	0	1	1	1	0	0	1
0	0	1	0	1	0	0	0
0	0	0	0	0	0	0	0

b)

$$BG_1 = BR_1 BG$$

$$BG_2 = BR_1' BR_2 BG$$

$$BG_3 = BR_1' BR_2' BR_3 BG$$

$$BR = BR_1 + BR_2 + BR_3$$

c)

*DMAC₁, DMAC₂, DMAC₃ issues the request to the bus arbiter via BR

*Bus arbiter sends the request to 68000

*Bus arbiter gets BG from 68000 and sends signal to the DMAC₁

*After receiving BG, DMAC₁ observes AS signal and waits until previous bus cycle is complete

*If bus is free DMAC₁ asserts BGACK to inform the processor and the other DMACs about its mastership

*After being the master, DMAC₁ inactivates its BR₁ output to allow other DMACs sending their requests

*BG becomes 0

*Since DMAC₂ and DMAC₃ still sending BR request BG again becomes 1

*Bus arbiter gets BG from 68000 and sends it to the DMAC₂

*After receiving BG, DMAC₂ observes AS and BGACK signals and waits until the previous bus cycle is complete and the previous bus master releases the bus

*After transferring 1 word, DMAC₁ inactivates BGACK signal and again makes BR₁ = 1

* DMAC₂ asserts BGACK to inform others about its mastership

*After being the master, DMAC₂ inactivates its BR₂ output to allow other DMACs sending their requests

*BG becomes 0

*Since DMAC₁ and DMAC₃ still sending BR request BG again becomes 1

*Bus arbiter gets BG from 68000 and sends it to the DMAC₁

*After receiving BG, DMAC₁ observes AS and BGACK signals and waits until the previous bus cycle is complete and the previous bus master releases the bus

* DMAC₂ transfers 10 words and inactivates BGACK signal

* DMAC₁ asserts BGACK to inform others about its mastership

*After being the master, DMAC₁ inactivates its BR₁ output to allow other DMACs sending their requests

*BG becomes 0

*Since DMAC₃ still sending BR request BG again becomes 1

*Bus arbiter gets BG from 68000 and sends it to the DMAC₃

*After receiving BG, DMAC₃ observes AS and BGACK signals and waits until the previous bus cycle is complete and the previous bus master releases the bus

* DMAC₁ transfers 1 word and inactivates BGACK signal and makes BR₁ = 1;

*After that point DMAC₁ and DMAC₃ controls bus respectively until DMAC₁ completes transferring 10 words. At that point DMAC₃ has 2 more words to transfer and has the control of the bus. It makes BR₃ = 0, BG becomes 0, here there is no more BR request so 68000 can continue its internal operations that does not require memory access but it is currently in fetch cycle which requires access to memory. So it continues waiting.

* Now DMAC₃ transfers 1 word and inactivates BGACK signal and makes BR₃ = 1

* Since BR₃ = 1 again BR becomes 1 and BG signal sent to DMAC₃ via bus arbiter.

* DMAC₃ asserts BGACK to inform the processor about its mastership



- * After being the master, $DMAC_3$ inactivates its BR_3
- * BG becomes 0
- * Since there are no more BR request BG stays as 0
- * $DMAC_3$ transfers its last word and now 68000 can continue its instruction since there are no more interrupt requests.