
CSE 331 Computer Organization

Project 4 Report

Name / Surname : Göktuğ Ali Akın

Student ID: 161044018

Single cycle processor circuit diagram




Notes: Some instructions assumed as same instructions:

- slt & sltu considered as same, slti & sltiu considered as same.
- addi & addiu considered as same.
- srl & sra considered as same.


Modules:

1. mainControl: Control unit of the datapath. Circuit diagram:



2. ALUControl: Control module of ALU.

Circuit diagram :



Test cases

1.satir, op : R type, function : add instruction: 000000000000001000100000100000 Rd: 00010 (2), register.mem de 6.satir 000000000000000000000000000011 R[Rd] calisiyor. 2. satir, op R type, function : subb instruction: 0000000000000010001100000100010 Rd: 00011 (3), register.mem de 7.satir 000000000000000000000000000011 R[Rd]: calisiyor. 3. satir, op R type, function : and instruction: 0000000000000010010000000100100 Rd: 00100 (4), register.mem de 8.satir 000000000000000000000000000011 calisiyor.

4. satir, op R type, function : or

instruction: 0000000000000010010100000100101

Rd: 00101 (5), register.mem de 9.satir

0000000000000000000000000000011

calisiyor.

5. satir, op R type, function : slt

instruction: 0000000000000010011000000 101010

Rd: 00110 (6), register.mem de 10.satir

calisiyor.

6.satir, op R type, function : xor

instruction: 0000000000000010011100000 100110

Rd: 00111 (7), register.mem de 11. satir

calisiyor.

7.satir, op R type, function : sll

instruction: 0000000000000010100000010000000

Rd: 01000 (8), register.mem de 12. satir

sll result : 000000000000000000000000001100 R[Rd] : 0000000000000000000000000001100

calisiyor.

8. satir, op R type, function : sra instruction: 000000000000001010010010000011 Rd: 01001 (9), register.mem de 13. satir R[Rd] calisiyor. 9. satir, op R type, function : srl instruction: 0000000000000010101000010000010 Rd: 01010 (10), register.mem de 14.satir R[Rd] calisiyor. 10. satir, op R type, function : sltu instruction: 000000000000001011110001010111 Rd: 01011 (11), register.mem de 15. satir R[Rd]calisiyor. (slt ve sltu ayni kabul edildi.) 11. satır, op : xori

instruction: 00111000001011010000000000101011

xor result: 00000000000000000000000000101010 R[rt]: calisiyor. 12. satir, op sltiu rt = 01110, (14), register.mem de 18. satir R[Rt] calisiyor. -----13. satir, op : lw rt: 01111, (15), register.mem de 19. satir Mem[R[Rs] + signExtImm] = 000000000000000000000000011001= 000000000000000000000000011001 R[Rt] calisiyor. 14. satir, op : sw instruction: 1010110000100001000000000000011 sign ext imm: 00000000000000000000000000000011 R[Rt] calisiyor. ._____ 15. satir, op : addi

instruction: 0010000000110000000000000001001

00000000000000000000000000000001001 signExtImm: rt: 10000, (16), register.mem de 20. satir R[rt] calisiyor. 16. satir, op : addiu instruction: 001001000011000100000000001101 000000000000000000000000001101 signExtImm: rt: 10001, (17), register.mem de 21.satir addi result = 000000000000000000000000001110 = 00000000000000000000000000001110 R[rt] calisiyor. 17. satir, op : andi rt: 10010, (18), register.mem de 22.satir R[Rt] calisiyor. 18. satir, op : ori

rt: 10011, (19), register.mem de 23.satir

```
= 00000000000000011111111111111111
R[Rt]
calisiyor.
19. satir, op : slti
signExtImm
        rt: 10100, (20), register.mem de 24. satir
R[Rt]
calisiyor.
20. satir, op : set (kendi ekledigim instruction 1)
instruction: 000000 00001 00100 10101 00000 111110
Rd = 10101, (21), register.mem de 25. satir
R[Rd]
    calisiyor.
21. satir, op : conc (kendi ekledigim instruction 2) (concatenate)
instruction: 000000 00000 00001 10110 00000 111111
Rd = 10110, (22), register.mem de 26. satir
conc result = 000000000000011000000000000001
    = 000000000000011000000000000001
R[Rd]
calisiyor.
 _____
22. satir, op : lb
```

instruction: 100000 00001 10111 000000000000111

```
zeroExtImm
         = 000000000000000000000000000000111
       addr
\{24'b0,M[R[Rs] + zeroExtImm](7:0)\}
rt = 10111, (23), register.memde 27.satir
M[R[Rs] + zeroExtImm] = 000000000000000000001110001000
MSB(7:0) = 11001101
calisiyor.
_____
23. satir, op : lh
instruction: 100001 00001 11000 000000000000110
zeroExtImm
         = 000000000000000000000000000000000000110
addr
       = 0000000000000000000000000000111
rt = 11000, (24), register.mem 28. satir
M[R[Rs] + zeroExtImm] = 000000000000000000000000000111
MSB(15:0) = 0000000000000111
res = 0000000000000000000000000000000111
R[rt] = 000000000000000000000000000000000111
calisiyor.
24. satir, op : sb
instruction: 101000 00001 00000 000000000010100
signExtImm =
       addr
rt = 00000, (0), register.mem de 4.satir
R[rt](7:0) = 00000011
M[R[rs] + signExt Imm](7:0) = 00000011
calisiyor.
```

25. satir, op: beq

instruction: 000100 00000 00101 0000000000000001

pc = 24 = 0000000000000000000001100000 (25.satir)

pc + 4 = 0000000000000000000000001100100

branch addr = 00000000000000000000001101000 ===> 26 ==> it means jump 27. instruction.

instruction.mem de 27. satira atla, 26 yi calistirma.

26. satirdaki instruction:

000000 11101 00001 11110 00000100101, R type, or operation.

Rd: 11110 (30), register.mem de 34.satir

eger 27. satira(instruction'a) branch ederse, 26 calismayacaktir.

R[30] 32 bit 1 den olusursa, branch etmemistir.

27. satirdaki instruction:

Rd: 11100 (28), register.mem deki 32. satir

eger 26 calismayip 27 calisirsa, 28. register 32 bit 1 den olusamlidir.

Test:

calisiyor.

ekrana bastirilan 32 bitlik instructionlardan da branch islemi takip edilebilir.

28.satir, op : bne

instruction: 000101 00000 000001 000000000000001

rs rt esit degil, branch etmeli.

pc + 4 = 0000000000000000000000001110000

branch addr= 00000000000000000000001110100 ==> 29 ==> 30. instruction, 30. satira branch etmeli.

29. satirdaki (29. instruction) calismayacaktir.

29. satirdaki instruction:

000000 11101 00001 11011 00000100101, R type, or operation.

Rd: 11011 (27), register.mem de 31.satir

eger 29. instruction calisirsa, Reg[27] 32 bit 1 den olusmalidir.

30. satirdaki (30. instruction) calisacaktir. (28 den buraya atlayacaktir.)

30. satirdaki instruction:

000000 11101 00001 11010 00000100101, R type, or operation.

Rd: 11010 (26), register.mem de 30.satir

eger 30. instruction calisirsa, Reg[26] 32 bit 1 den olusmalidir.

--

sonuc olarak, reg[26] 32 bit 1 ise, reg[27] degismiyor ise, branch etmistir, 29 u atlayıp 30 a gecmistir.

test;

calisiyor.

31. satir, op : jr

instruction:

000000 11001 00000 00000000000001000

000000 11001 00000 0000000000001000

PC = R[Rs] ==> PC 33 olmali, 34. satirdan devam etmeli.

32. ve 33. instruction : op : sw

101011 00001 00000 00000000000000000

M[1] = R[rt] olmali, M[1] (5.satir data.memde)

000000000000000000000000000011 olmali.

Eger 32 ve 33 calisirsa m[1] degismelidir. degismezse, calismamistir.

34. satirdaki instruction, jump edecegi instruction.

ozer;

eger jump ederse, 32 ve 33 calismayacagindan m[1]

00000000000000000000000000011 olmamalidir.

34. instr calisacagindan m[0] 000000000000000000000000000011 olmalidir.

test;

calisiyor.

35. satir, op : jal

instruction: 000011 0000000000000000000100101

38. satira jump yapmasi gerekiyor. 36 ve 37 ye nop instructionlar ekledim, egeer
bunlari
36. ve 37. instruction ;
111111111111111111111111111111111111111
111111111111111111111111111111111111111
ekrana basmazsa testbencthe, bunlari atlamistir.
38. satir; op : sw
101011 00000 00001 0000000000000010
Rs = 00000, (0), 000000000000000000000000000
signExtImm = 0000000000000000000000000000000000
addr = 0000000000000000000000000000000000
Rt = 00001, (1) , R[Rt] = 00000000000000000000000000000000000
calisiyor.
ayni zamanda, pc + 8 i R[31] e kaydetmeli.
R[31] = 00000000000000000000000000000000000
kaydedilmis.
j instructionu test edilmedi, jal ile ayni, R[31] e kaydetmek disinda.