

Gokulan Ravi

ravig@purdue.edu | <https://gokulan97.github.io>

EDUCATION

Ph.D. in Electrical & Computer Engineering Purdue University, West Lafayette, USA	Jan 2021 - Present GPA: 3.87/4.00
B.Tech + M.Tech (Dual Degree) in Computer Science & Engineering Indian Institute of Technology Madras, Chennai, India	Jul 2015 - May 2020 GPA: 8.23/10.00

RESEARCH PROJECTS

Scalable verification of hardware memory consistency, <i>PhD thesis</i>	May 2021 - present
<ul style="list-style-type: none">Verifying memory consistency for all programs in an out-of-order-issue processor of any scale(work-in-progress) Formal verification of RISC-V Weak Memory Ordering in BOOMv3	
Hardware accelerator for Graph Neural Networks, <i>Purdue University</i>	Jan 2021 - May 2021
<ul style="list-style-type: none">Aimed at exploiting ultra sparsity of graphs to accelerate GNNsReported that GPUs SpMM is a good fit and no further opportunity remained to be explored	
Systolic-array based co-processor for Deep Neural Network inference <i>Masters thesis, IIT Madras</i>	Jun 2019 - May 2020
<ul style="list-style-type: none">Led the implementation of a parameterized systolic-array based co-processor in BluespecBuilt an end-to-end working solution with a prototype compiler based on TVM	
MOESI Cache Coherence for in-order processor, <i>IIT Madras</i>	May - Jun 2018, Jan - May 2019
<i>Summer Research Project (Snoop-based protocol), Senior Design project (Directory-based protocol)</i>	
<ul style="list-style-type: none">Modified memory subsystem of a 5-stage RISC-V core to enable multicore extensionsDesigned the finite state machine and implemented the entire cache controller in BluespecImplemented and customized Tilelink-Cacheable (TL-C) bus protocol to support P2P transactions	

PUBLICATIONS

QED: Scalable Verification of Hardware Memory Consistency, arXiv:2404.03113 Gokulan Ravi, Xiaokang Qiu, Mithuna Thottethodi, T. N. Vijaykumar	Apr 2024
---	----------

PROFESSIONAL EXPERIENCE

Engineering Intern, <i>Ventana Microsystems Inc., Remote</i>	Jul 2023 - Jan 2024
<ul style="list-style-type: none">Was involved in the design, verification and performance analysis of the Branch Predictor Unit for Ventana's V2 processorImplemented multiple features to optimize for performance and powerWrote verification tests that identified bugs of different complexity, contributing to better performanceCrafted performance tests for stress-testing and reasoning about changes in performance	
Graduate Teaching Assistant	Aug 2019 - May 2023
<ul style="list-style-type: none">Purdue University - Operating Systems (S21, S22, S23), Object Oriented Prog (F21), Compilers (F22)IIT Madras - Computer System Design (F19), Systems for Deep Learning (S20)	

SKILLS

Relevant Courses: Computer Architecture, Parallel Computer Architecture, GPU Programming, Concurrent Programming, Operating Systems, Compilers

Misc.: SystemVerilog, Bluespec SystemVerilog, Chisel, Jaspergold

OTHER ACTIVITIES

Member of Artifact Evaluation Committee, MICRO 54 Reproduced and verified results of one paper in MICRO 54's proceedings	Aug 2021
Head, Web Operations, Shaastra 2018, IIT Madras	Mar 2017 - Jan 2018
<ul style="list-style-type: none">Led a team of 20 to build the software stack of the technical symposiumUnified different user-facing applications, streamlined internal operations, increased registrations by 80%	
Instructor, Webops Club, Center for Innovation, IIT Madras Organized various workshops in web, mobile app and Python development for undergraduates	May 2017 - Dec 2019