

# Gokulan Ravi

ravig@purdue.edu | <https://gokulan97.github.io>

## EDUCATION

<b>Ph.D. in Electrical &amp; Computer Engineering</b> Purdue University, West Lafayette, USA	Jan 2021 - Present GPA: 3.87/4.00
<b>B.Tech + M.Tech (Dual Degree) in Computer Science &amp; Engineering</b> Indian Institute of Technology Madras, Chennai, India	Jul 2015 - May 2020 GPA: 8.23/10.00

## RESEARCH PROJECTS

<b>Scalable verification of hardware memory consistency, <i>PhD thesis</i></b>	May 2021 - present
<ul style="list-style-type: none"><li>Verifying memory consistency for all programs in an out-of-order-issue processor of any scale</li><li>(work-in-progress) Formal verification of RISC-V Weak Memory Ordering in BOOMv3</li></ul>	
<b>Hardware accelerator for Graph Neural Networks, <i>Purdue University</i></b>	Jan 2021 - May 2021
<ul style="list-style-type: none"><li>Aimed at exploiting ultra sparsity of graphs to accelerate GNNs</li><li>Reported that GPUs SpMM is a good fit and no further opportunity remained to be explored</li></ul>	
<b>Systolic-array based co-processor for Deep Neural Network inference</b> <i>Masters thesis, IIT Madras</i>	Jun 2019 - May 2020
<ul style="list-style-type: none"><li>Led the implementation of a parameterized systolic-array based co-processor in Bluespec</li><li>Built an end-to-end working solution with a prototype compiler based on TVM</li></ul>	
<b>MOESI Cache Coherence for in-order processor, <i>IIT Madras</i></b>	May - Jun 2018, Jan - May 2019
<i>Summer Research Project (Snoop-based protocol), Senior Design project (Directory-based protocol)</i>	
<ul style="list-style-type: none"><li>Modified memory subsystem of a 5-stage RISC-V core to enable multicore extensions</li><li>Designed the finite state machine and implemented the entire cache controller in Bluespec</li><li>Implemented and customized Tilelink-Cacheable (TL-C) bus protocol to support P2P transactions</li></ul>	

## PUBLICATIONS

<b>QED: Scalable Verification of Hardware Memory Consistency, <a href="https://arxiv.org/abs/2404.03113">arXiv:2404.03113</a></b>	Apr 2024
<b>Gokulan Ravi</b> , Xiaokang Qiu, Mithuna Thottethodi, T. N. Vijaykumar	

## PROFESSIONAL EXPERIENCE

<b>Engineering Intern, <i>Ventana Microsystems Inc., Remote</i></b>	Jul 2023 - Jan 2024*
<ul style="list-style-type: none"><li>Was involved in the design, verification and performance analysis of the Branch Predictor Unit for Ventana's V2 processor</li><li>Implemented multiple features to optimize for performance and power</li><li>Wrote verification tests that identified bugs of different complexity, contributing to better performance</li><li>Crafted performance tests for stress-testing and reasoning about changes in performance</li></ul>	
<b>Graduate Teaching Assistant</b>	Aug 2019 - May 2023
<ul style="list-style-type: none"><li>Purdue University - Operating Systems (S21, S22, S23), Object Oriented Prog (F21), Compilers (F22)</li><li>IIT Madras - Computer System Design (F19), Systems for Deep Learning (S20)</li></ul>	

## SKILLS

**Relevant Courses:** Computer Architecture, Parallel Computer Architecture, GPU Programming, Concurrent Programming, Operating Systems, Compilers

**Misc.:** SystemVerilog, Bluespec SystemVerilog, Chisel, Jaspergold

## OTHER ACTIVITIES

<b>Member of Artifact Evaluation Committee, MICRO 54</b>	Aug 2021
Reproduced and verified results of one paper in MICRO 54's proceedings	
<b>Head, Web Operations, Shaastra 2018, IIT Madras</b>	Mar 2017 - Jan 2018
<ul style="list-style-type: none"><li>Led a team of 20 to build the software stack of the technical symposium</li><li>Unified different user-facing applications, streamlined internal operations, increased registrations by 80%</li></ul>	
<b>Instructor, Webops Club, Center for Innovation, IIT Madras</b>	May 2017 - Dec 2019
Organized various workshops in web, mobile app and Python development for undergraduates	