-	User	Modifi	ied	I							
IG	NAL	Reg0In	:	STD	LOGIC	VECTOR (31	DOWNTO	0);			

SIGNAL ReglIn : STD LOGIC VECTOR(31 DOWNTO 0);