```
-- Component that passes data to/from a
-- subcomponent that does the actaully data processing
component process data
port
  clk : in STD LOGIC;
 reset : in STD LOGIC;
 data in : in STD LOGIC VECTOR (7 downto 0); -- data recived
 RX full : in STD LOGIC: -- Indicate a byte is ready to be read from UART
 TX busy n : in STD LOGIC; -- Active low: indicate UART is busy transmitting
 RD n : out STD LOGIC: -- Active low: read a byte from the UART
  WR n : out STD LOGIC: -- Active low: write a byte to UART for transmission
  data out : out STD LOGIC VECTOR (7 downto 0); -- data to transmit
  soft reset : out std logic:
-- User Modified
 Reguln : IN STD LOGIC VECTOR(31 DOWNTO 0);
 Reglin : IN STD LOGIC VECTOR (31 DOWNTO 0);
 LDO : out std logic;
 LDI : out std logic;
 LD2 : out std logic
end component;
```