```
entity process data is
   Port ( clk : in STD LOGIC;
           reset : in STD LOGIC;
           data in : in STD LOGIC VECTOR (7 downto 0); -- Data from the UART
          RX full : in STD LOGIC; -- Indicate a is availbe from the UART
          TX busy n : in STD LOGIC; -- Indicate UART busy transmitting
          RD n : out STD LOGIC; -- Read the byte from the UART
          WR n : out STD LOGIC; -- Write a byte to the UART
           data out : out STD LOGIC VECTOR (7 downto 0); -- Data for UART to transmit
           soft reset : out std logic;
-- User Modified
          Reg0In : IN STD LOGIC VECTOR(31 DOWNTO 0);
           ReglIn : IN STD LOGIC VECTOR (31 DOWNTO 0);
           LDO : out std logic;
           LD1 : out std logic;
           LD2 : out std logic
end process data;
```