```
entity MP1 top is
port
  sysclk : in std logic; -- system clock
  RESET low: in std logic; -- Active low (but polarity is immediate made active high)
  FPGA SERIAL1 TX : out std logic;
  FPGA SERIAL1 RX : in std logic;
-- User Modified: The input signals to the FPGA are assigned here, i.e., the
                 pins for I/O match to these signals
    Quad0 ChA : IN STD LOGIC;
    Quad0 ChB : IN STD LOGIC;
    Quadl ChA : IN STD LOGIC;
    Quadl ChB : IN STD LOGIC;
  LDO : out std logic;
  LD1 : out std logic;
  LD2 : out std logic
end MP1 top;
```