```
-- Port map process data for processing recived data
process data 1 : process data
port map
 clk => sysclk,
 reset => reset.
 data in => D OUT, -- Data recived by the FPGA
 RX full => RX full, -- Indicate a byte has been recived by the UART
 TX busy n => TX busy n, -- Indicate UART is busy transmitting
 RD n => RD n, -- Request to read a byte from the UART
 WR n => WR n, -- Write a byte to the UART inteface for transmission
 data out => D IN, -- Data to be transmitted by the FPGA
 soft reset => soft reset,
-- User Modified
 Reg0In => Reg0In.
 ReglIn => Reg0In,
 LDO => LDO,
 LD1 => LD1.
 LD2 => LD2
);
```