


Half Adder I/P: A augent & addend bits O/P: sum : carry

The logic circuit which performs two bit binary addition is called Half Adder.

② Truth table

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



③ Kmap


A	B	0	1
0	0	0	1
1	0	1	0

A	B	0	1
0	0	0	0
1	0	0	1

$$S = \overline{A}B + A\overline{B}$$


$$= A \oplus B$$

$$C = AB$$



## Full Adder



Addition is called full adder.



Truth table

A	B	C <sub>in</sub>	Sum	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Standard K-map for sum




$$\text{Sum} = \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C}_{in} + A \overline{B} \overline{C}_{in} + A B C_{in}$$

$$= A \oplus B \oplus C_{in}$$

$$\text{Carry} = BC_{in} + AC_{in} + AB_{in}$$



## Implementation of Full adder using Two Half Adders



### n - Bit Parallel Adder

A single full adder is

Capable of adding two one bit numbers & an input carry


In order to Add binary numbers more than one

→ n bit additional full adders must be employed


Adder can't be constructed using number of full adder (cmts no. 3)

Connected in n bit


- Fig shows the



Ex Design 4 bit Adder using FA




## Logic diagram of 4 bit Full Adder



Look Ahead carry Generator

Speeding up this process by eliminating inter stage carry delay is called Look ahead carry addition. This method utilizes the logic gates to look at the lower order bits of the augend and addend to see what higher order carry is to be generated. It uses two functions: Carry generate & carry propagate.

Consider the full adder circuit as shown



Now the Boolean expression for the carry of each stage can be written as follows.

$$C_2 = G_1 + P_1 C_1$$

$$\begin{aligned} C_3 &= G_2 + P_2 C_2 = G_2 + (G_1 + P_1 C_1) P_2 \\ &= G_2 + P_2 G_1 + P_2 P_1 C_1 \end{aligned}$$

$$C_4 = G_3 + P_3 C_3$$

$$= G_3 + P_3 (G_2 + P_2 C_2)$$


$$\begin{aligned} &= G_3 + P_3 G_2 + P_3 P_2 C_2 = G_3 + P_3 G_2 + P_3 P_2 [G_1 + P_1 C_1] \\ &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1 \end{aligned}$$

From above Boolean expression it can be seen

that  $C_4$  does not have to wait for  $C_3$  &  $C_2$  to propagate than  $C_4$  is propagated at the same time  $G_2 C_3$ .


In fact  $C_4$  is propagated at the same time  $G_2 C_3$ .

4 bit parallel adder with look ahead carry generator



## Subtractor (Half-subtractor)

### Truth table





I/P		O/P	
A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Step 1 of 3: K map of difference and borrow p3

K map


Difference



$$\text{Borrow} = \overline{A}B + A\overline{B}$$

$$\begin{aligned}\text{Difference} &= \overline{A}B + A\overline{B} \\ &= A \oplus B\end{aligned}$$

### Logic diagram



Difference

Borrow.

## Full subtractor

A full subtractor is a combinational circuit that performs a subtraction between two bits, taking into account borrow of the lower significant bit.

Inputs			Outputs	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	01	01
0	1	1	0	01
1	0	0	01	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Kmap

		D				
		00	01	11	10	
A		0	0	1	0	1
	1	1	1	0	1	0


Bout

		Bout			
		00	01	11	10
A		0	0	1	1
	1	0	0	1	0


$$D = \overline{A} \overline{B} B_{in} + \overline{A} B \overline{B}_{in} + A \overline{B} \overline{B}_{in} + ABB_{in}$$

$$Bout = \overline{A} B_{in} + \overline{A} B + BB_{in}$$


$$= A \oplus B \oplus B_{in}$$



## Implementation of full subtractor with two subtractors.




$$B_{out} = \overline{A}B + (\overline{A} \oplus B) B_{in}$$



## n Bit Parallel Subtractor


Subtraction = 2's complement Addition  
(1's complement + 1)



## Binary Adder-subtractor

to perform both addition & subtraction.

4 bit adder-subtractor.



The addition & subtraction operations can be combined into one circuit with one common binary adder.


M controls the operation.

If  $M=0$  : Circuit is adder  $\rightarrow B \oplus 0 = B$   $Cin=0$

$M=1$  : subtractor.  $B \oplus 1 = \overline{B}$   $Cin=1$

The cell operates  $A - B$ .

## Decoder



A decoder is a multiple 2<sup>n</sup> input, multiple-output logic circuit which converts coded inputs into coded outputs. where I/P & O/P codes are different.


- n inputs produced  $2^n$  possible outputs.

- $2^n$  output values are 0 through  $2^n - 1$ .

## Binary decoder

A decoder which has an  $n$ -bit binary input code and a one activated output out of  $2^n$  outputs is called binary decoder.

## 8 to 4 decoder



## Truth table


Inputs			outputs			
EN	A	B	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	x	x	0	0	0	0
1	0	0	0	0	0	1
0	0	1	0	0	1	0
1	0	1	0	1	0	0
1	1	0	1	0	0	0
0	1	1	0	0	0	0

② Draw the circuit for 3 to 8 decoder


Ans

Inputs			outputs								
EN	A	B	C	$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

A      B      C



## Encoder



- A Encoder is a digital circuit that performs Inverse operation of decoder.  
 $n^m$  I/P lines to  $n^b$  O/Ps


## octal to Binary Encoder

It has  $8$  I/P's &  $3$  O/P's generates corresponding binary code. In Encoder's ~~it is assumed that only one input has a value of 1 at any given time otherwise~~ circuit is meaningful.

## Truth table

Inputs								Outputs		
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	1	0	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$\begin{aligned}
 A &= 2^4 + 5 + 6 + 7 \\
 B &= 2 + 3 + 6 + 7 \\
 C &= 1 + 3 + 5 + 7
 \end{aligned}$$




### Priority Encoder

A priority encoder is an encoder circuit that implements the priority function. In priority encoder if two or more inputs are equal to 1 at same time, the input having the highest priority will take precedence.

truth table

$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$	$Y_0$
0	0	0	0	X	X
1	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
X	X	X	X	1	1




$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$
00	00	01	11	10
01	11	11	11	11
10	11	11	11	11

$$Y_1 = I_2 + I_3$$

For You

$I_3 I_2$	00	01	11	10
00	X	0	111	
01	0	0	00	
11	XX	XX	XX	XX
10	1	11	11	

$$Y_0 = I_3 + \bar{I}_2 I_1$$




$$Y_0 = I_3 + \bar{I}_2 I_1$$

$$Y_1 = I_2 + I_3 I_1$$

## Multiplexer (Many to one) MUX

- Multiplexer is a digital switch.
- Several data-input lines to single output line by using selection lines.
- $2^n$  to  $n$  selection lines decide which input going to select.
- Data selector.



selector register


$$\begin{aligned} n &= 2 \\ \text{no. of inputs} &\Rightarrow m \log_2 n \\ n &= 4 \\ m &= \log_2^2 \\ d &= 2 \log_2 d \end{aligned}$$

Adv

- (i) It reduces no. of wires.
- (ii) Reduces circuit complexity of system.
- (iii) Implementation of various circuit using MUX.

Types: → 2:1 MUX, 4:1 MUX, 8:1 MUX, 16:1 MUX, 32:1 MUX


## 281 MUX



$E \setminus S$	00	01	10	11
0	00	01	10	11
1	$I_0$	$I_1$	$I_0$	$I_1$

$$Y = E \bar{S} I_0 + E S I_1$$

$$= E [ \bar{S} I_0 + S I_1 ]$$



## 4x1 MUX

Truth table

$S_1$	$S_0$	Y
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

Inputs:  $I_0$ ,  $I_1$ ,  $I_2$ ,  $I_3$


Outputs:  $Y$

Enable:  $E$

Truth table for 4x1 MUX:

$S_1$	$S_0$	$I_0$	$I_1$	$I_2$	$I_3$	Y
0	0	1	0	0	0	$I_0$
0	1	0	1	0	0	$I_1$
1	0	0	0	1	0	$I_2$
1	1	0	0	0	1	$I_3$

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




When  $E = 0 \Rightarrow Y = 0$

# SX1 MUX


Truth table

$s_2$	$s_1$	$s_0$	$y$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$



Expression

$$y = \bar{s}_2 \bar{s}_1 \bar{s}_0 I_0 + \bar{s}_2 \bar{s}_1 s_0 I_1 + \\ \bar{s}_2 s_1 \bar{s}_0 I_2 + \bar{s}_2 s_1 s_0 I_3 + s_2 \bar{s}_1 \bar{s}_0 I_4 + \\ s_2 \bar{s}_1 s_0 I_5 + s_2 s_1 \bar{s}_0 I_6 + s_2 s_1 s_0 I_7$$




MUX Tree (obtaining higher order MUX using lower order MUX)

Implement 4x1 MUX using 2x1 MUX

$$n = 4 \times 1$$

$$\begin{aligned} 2^{\frac{n}{2}} &= 2^{\frac{4}{2}} = 2^2 = 4 \\ 2^{\frac{n-1}{2}} &= 2^{\frac{3}{2}} = 2^1 = 2 \end{aligned}$$

reg  
MUX



Truth Table

	$S_1$	$S_0$	$Y$
	0	0	$I_0$
	0	1	$I_1$
	1	0	$I_2$
	1	1	$I_3$

8x1 MUX using 2x1 MUX



## De Mux

(One to many)




$$n = 2^m \text{ selection lines}$$

- The I/P to many output depends on select I/nputs.

- Reverse operation of Mux


- Data distributor

## 1:2 DEMUX




## 1:4 DEMUX

E	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



$$Y_0 = E \bar{S}_1 \bar{S}_0 I \quad Y_1 = E \bar{S}_1 S_0 I \quad Y_2 = E S_1 \bar{S}_0 I \quad Y_3 = E S_1 S_0 I$$

E, S<sub>1</sub>, S<sub>0</sub>, I



## 1:4 DEMUX USING 1:2 MUX

2 nos of 1:2 demux are required

S<sub>1</sub>, S<sub>0</sub> select lines.

Y<sub>0</sub>, Y<sub>1</sub>, Y<sub>2</sub>, Y<sub>3</sub> outputs

Din - Data input

Dm Given




S<sub>0</sub> S<sub>1</sub>

0 0

0 1

1 0

1 1



## Code converters

[Binary to Gray converter]

Binary code				Gray code							
D	C	B	A	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>	D	C	B	A
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	1	0	1	1
0	0	1	1	0	0	1	1	2	0	1	0
0	1	1	0	0	1	1	0	6	1	1	0
0	1	0	1	0	1	0	1	4	1	0	1
-0	1	1	1	0	1	0	0	5	0	0	1
1	0	0	0	1	0	0	0	12	0	0	0
1	0	1	0	1	1	1	1	13	0	1	0
1	0	0	1	1	1	0	0	14	1	0	0
1	1	0	0	1	0	1	0	10	1	0	1
1	1	0	1	0	0	0	1	9	1	1	0
1	1	1	0	0	0	0	0	18	1	1	1

Kmap

		G <sub>3</sub>				
		00	01	11	10	
D\B\A		00	0	0	0	0
00		0	0	0	0	0
01		0	0	0	0	0
11		1	1	1	1	1
10		1	1	1	1	1

$$G_3 = D$$


		G <sub>2</sub>				
		00	01	11	10	
D\B\A		00	0	0	0	0
00		0	0	0	0	0
01		1	1	1	1	1
11		0	0	0	0	0
10		1	1	1	1	1

$$\begin{aligned} G_2 &= \overline{D}C + D\overline{C} \\ &= D \oplus C \end{aligned}$$

$$\begin{aligned} G_1 &= C\overline{B} + \overline{C}B \\ &= C \oplus B = B \oplus C \end{aligned}$$

		G <sub>0</sub>				
		00	01	11	10	
D\B\A		00	0	1	0	1
00		0	1	0	1	1
01		0	1	1	0	1
11		0	1	0	1	0
10		0	1	1	0	1

$$\overline{B}A + B\overline{A} = A \oplus B$$



# Gray to Binary converter

Gray code				Binary code				Final code			
G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>	D	C	B	A	00	01	10	11
0	0	0	0	1011	0	0	0	00	01	10	11
0	0	0	1	1010	0	0	0	00	01	10	11
0	0	1	1	1111	0	0	1	00	01	10	11
0	0	1	0	1110	0	0	1	00	01	10	11
0	1	1	0	0101	0	1	0	00	01	10	11
0	1	1	1	0100	0	1	0	00	01	10	11
0	1	0	1	0111	0	1	1	00	01	10	11
0	1	0	0	0110	0	1	1	00	01	10	11
1	1	0	0	1010	1	0	0	00	01	10	11
1	1	0	1	1011	1	0	0	00	01	10	11
1	1	1	1	1111	0	1	0	00	01	10	11
1	1	1	0	1110	1	0	1	00	01	10	11
1	0	1	0	1011	1	0	0	00	01	10	11
1	0	1	1	1010	1	1	0	00	01	10	11
1	0	0	1	1111	1	1	1	00	01	10	11
1	0	0	0	1110	1	1	1	00	01	10	11

Kmap

For D

G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
00	00	01	11
01	00	00	00
11	11	11	11
10	11	11	11

For C

G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
00	00	01	11
01	11	11	11
11	00	00	00
10	11	11	11

$$C = \overline{G_3} G_2 + G_3 \overline{G_2}$$

$$= G_3$$

$$= G_3 \oplus G_2$$

For B

		00	01	11	10
		00	01	11	10
		00	01	11	10
G <sub>3</sub>	G <sub>2</sub>	00	01	11	10
00	0	0	11	11	10
01	11	11	00	00	00
11	0	0	11	11	10
10	11	00	00	00	00

		00	01	11	10
		00	01	11	10
		00	01	11	10
G <sub>3</sub>	G <sub>2</sub>	00	01	11	10
00	0	1	0	1	0
01	1	0	0	1	0
11	0	1	0	0	1
10	1	0	1	0	0

$$B = \overline{G_3 G_2 G_1} + \overline{G_3 G_2} G_1 + G_3 G_2 G_1 + \overline{G_3 G_2} \overline{G_1} + \overline{G_3} \overline{G_2} \overline{G_1}$$


$$= G_1 (\overline{G_3 G_2} + G_3 G_2) + \overline{G_1} (\overline{G_3} G_2 + G_3 \overline{G_2})$$

$$= G_1 (\overline{G_3} \oplus G_2) + \overline{G_1} (G_3 \oplus G_2)$$

$$= G_1 \oplus G_2 \oplus G_3$$

G<sub>3</sub> G<sub>2</sub> G<sub>1</sub> G<sub>0</sub>

$$G_3 \oplus G_2 \oplus G_1 \oplus G_0$$



# BCD to Excess 3 Converter

Decimal	BCD Code $B_3\ B_2\ B_1\ B_0$	Excess 3 code $E_2\ E_1\ E_0$
0	0 0 0 0	0 0 1 1
1	0 0 0 1	0 1 0 0
2	0 0 1 0	0 1 0 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 1 1
5	0 1 0 1	1 0 0 0
6	0 1 1 0	1 0 0 1
7	0 1 1 1	1 0 1 0
8	1 0 0 0	1 0 1 1
9	1 0 0 1	1 1 0 0

K-map

		For $E_3$					
		$B_3\ B_2$	$B_1\ B_0$	00	01	11	10
$B_3\ B_2$	$B_1\ B_0$	00	0	0	0	0	0
		01	0	1	1	1	1
11		X	X	X	X	X	X
10		1	1	X	X	X	X

$$B_3 + B_2 \bar{B}_0 + B_2 B_1$$

		For $E_1$					
		$B_3\ B_2$	$B_1\ B_0$	00	01	11	10
$B_3\ B_2$	$B_1\ B_0$	00	1	0	1	0	
		01	1	0	1	0	
11		1	0	X	X	X	
10		X	X	X	X	X	

$$\bar{B}_1 \bar{B}_0 + \bar{B}_1 B_0 = B_1 \bar{B}_0$$

$$= B_1 \bar{B}_0.$$

		For $E_2$					
		$B_3\ B_2$	$B_1\ B_0$	00	01	11	10
$B_3\ B_2$	$B_1\ B_0$	00	0	1	1	1	
		01	1	0	0	0	
11		1	X	X	X	X	
10		0	1	1	X	X	

$$\bar{B}_2 B_1 + \bar{B}_2 \bar{B}_0 + B_2 \bar{B}_1 \bar{B}_0$$

		For $E_0$					
		$B_3\ B_2$	$B_1\ B_0$	00	01	11	10
$B_3\ B_2$	$B_1\ B_0$	00	1	0	0	0	
		01	1	0	0	1	
11		1	0	X	X	X	
10		X	X	X	X	X	

$$\Rightarrow \bar{B}_0$$

