UNIVERSITY OF TEXAS AT DALLAS

800 W Campbell Rd, Richardson, TX 75080, USA



VLSI DESIGN (EECT 6325)

Project Done On:

CELL LIBRARY DESIGN AND LAYOUT

Team Members:

GOKUL SAI RAGHUNATH GXR200021 ABHISHEK MAHESH KUMAR AXM200255 SOMA RAJ KUMAR RXS190135

ACKNOWLEDGEMENT

We are grateful to Professor CARL SECHEN for providing us an opportunity to explore and conduct projects based on VLSI Design.

We also take this opportunity to express our gratitude to MR VAIBHAV KUMARSWAMY SALIMATH for his guidance in conducting the project.

OBJECTIVE

In this project, the below mentioned cells are designed and laid out to form a cell library,

- INVERTER
- NAND2
- NOR2
- XOR2
- MUX2:1
- AOI22
- AOI211
- OAI21


All the cells mentioned above were placed next to each other with their boundaries touching each other. There were no DRC errors when we checked the cells individually and when they were placed together.


INVERTER


Dimensions of cell:

Height - 7.605 um

Width – 0.784 um









• TRUTH TABLE

INPUT	OUTPUT
0	1
1	0



ABSTRACT



NETLIST





NAND2


Dimensions of cell:

Height - 7.605 um

Width – 1.336 um









• TRUTH TABLE

INPUT A	INPUT B	OUTPUT
0	0	1
0	1	1
1	0	1
1	1	0



ABSTRACT







NOR2


Dimensions of cell:

Height - 7.605 um

Width – 1.227 um









• TRUTH TABLE

INPUT A	INPUT B	OUTPUT
0	0	1
0	1	0
1	0	0
1	1	0



ABSTRACT







XOR2

Dimensions of cell:

Height - 7.605 um


Width – 2.038 um






• TRUTH TABLE

INPUT A	INPUT B	OUTPUT
0	0	0
0	1	1
1	0	1
1	1	0



ABSTRACT :







MUX 2:1


Dimensions of cell:

Height - 7.605 um

Width – 2.834 um









• TRUTH TABLE

INPUT A	INPUT B	SELECT	OUTPUT
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1



ABSTRACT






AOI211


Dimensions of cell:

Height - 7.605 um

Width -2.44 um



• SCHEMATIC:




• TRUTH TABLE


INPUT A	INPUT B	INPUT C	INPUT D	OUTPUT
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0

1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

• WAVEFORM



• ABSTRACT



• NETLIST:

IIII NoMachine - VLSI_DESIGN Activities ☐ File Viewer - ▼ File Edit Options Windows * File: A0I_211.pex.netlist * Created: Fri Oct 22 00:00:27 2021 * Program "Calibre xRC" Version "v2013.2_18.13" .include "AOI 211.pex netlist.pex" .subckt AOI_2I1 OUT GND! VDD! A B C D * n * C B * A A * VDD VDD * VSS VSS * OUT OUT * OUT OUT
WDO noxref N GND! DO noxref pos N_VDD!_DO noxref neg DIODENWX AREA=2.534e-11
+ PERIM=2.0136e-05

KMMNO N OUT MMNO d N A MMNO g NET22 N GND! DO noxref pos NFET L=6e-08 W=2e-06
+ AD=7.26e-13 AS=3.07e-13 PD=4.726e-06 PS=2.307e-06 NRD=0.1515 NRS=0.07675 M=1
+ NF=1 CNR SWITCH=0 PCCRIT=0 PAR=1 PTWELL=0 SA=3.63e-07 SB=1.46e-06 SD=0 PANW1=0
+ PANW2=0 PANW3=0 PANW4=0 PANW5=0 PANW6=6e-17 PANW7=1.2e-14 PANW8=1.2e-14
+ PANW9=2.4e-14 PANW10=3.6e-14 PANW2=0 PANW3=0 PANW4=0 PANW5=0 PANW6=6e=17 PANW7=1.2e=14 PANW8=1.2e=14
PANW9=2.4e=14 PANW10=3.6e=14
XMMN1 NET22 N_B MMN1_g N_GND!_MNN1_s N_GND!_D0_noxref_pos_NFET_L=6e=08 W=2e=06
AD=3.07e=13 AS=4.49e=13 PD=2_307e=06 PS=2_449e=06 NRD=0.07675 NRS=0.0855 M=1
+ NF=1 CNR_SWITCH=0 PCCRIT=0 PAR=1 PTWELL=0 SA=7_3e=07_SB=1_093e=06_SD=0 PANW1=0
+ PANW2=0 PANW3=0 PANW4=0 PANW5=0 PANW6=6e=17_PANW7=1_2e=14_PANW8=1_2e=14
+ PANW9=2_4e=14_PANW10=3_6e=14

XMMN2_N_0_UT_MAN2_d_N_0_CMMN2_g_N_GND!_MNN1_s_N_GND!_D0_noxref_pos_NFET_L=6e=08
+ W=2e=06_AD=2_96e=13_AS=4_49e=13_PD=2_2_96e=06_PS=2_449e=06_NRD=0_0.072_NRS=0_139
+ M=1_NF=1_CNR_SWITCH=0_PCCRIT=0_PAR=1_PTWELL=0_SA=1_2_39e=06_SB=5_84e=07_SD=0
+ PANW1=0_PANW2=0_PANW3=0_PANW4=0_PANW5=0_PANW6=6e=17_PANW7=1_2e=14
+ PANW8=1_2e=14_PANW9=2_4e=14_PANW10=3_6e=14


XMMN3_N_0UT_MN2_d_N_0_MNN3_g_N_GND!_MNN3_s_N_GND!_D0_noxref_pos_NFET_L=6e=08
+ W=2e=06_AD=2_96e=13_AS=4_56e=13_PD=2_2_96e=06_PS=4_456e=06_NRD=0_076_NRS=0_0685
+ M=1_NF=1_CNR_SWITCH=0_PCCRIT=0_PAR=1_PTWELL=0_SA=1_595e=06_SB=2_2_2e=07_SD=0
+ PANW1=0_PANW2=0_PANW3=0_PANW4=0_PANW5=0_PANW6=6e=17_PANW7=1_2e=14
+ PANW8=1_2e=14_PANW9=2_4e=14_PANW4=0_PANW5=0_PANW6=6e=17_PANW7=1_2e=14
+ PANW8=1_2e=14_PANW9=2_4e=14_PANW4=0_PANW5=0_PANW6=6e=17_PANW7=1_2e=14
+ PANW8=1_2e=14_PANW9=2_4e=14_PANW4=0_PANW5=0_PANW6=6e=17_PANW7=1_2e=14
+ WMMP0_N_N_ET20_MMP0_d_N_A_MMP0_g_N_VDD!_MMP0_s_N_VDD!_D0_noxref_neg_PFET_L=6e=08_08_0=13_08=15_0PANW7=1_S6e=14_PANW8=2_4e=14_PANW9=2_88e=13_PANW4=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW6=3e=15_PANW5=3e=15_PANW6=3e=15_PANW5=3e=15_PANW6=6e=15_PANW5=3e=15_PANW6=6e=15_PANW6=6e=15_PANW6=6e=15_PANW6=6e=15_PANW6=6e=15_PANW6=6e=15_PANW6=


OAI21

Dimensions of cell:


Height - 7.605 um

Width – 1.763 um











• TRUTH TABLE:

Input A	Input B	Input C	Output
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



• ABSTRACT:







AOI22

Dimensions of cell:

Height - 7.605 um

Width – 2.302 um







Input A	Input B	Input C	Input D	Output
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

• WAVEFORM




• ABSTRACT





COMBINED LAYOUT



RESULT:

There were no DRC errors in the Combined Layout.