UNIVERSITY OF TEXAS AT DALLAS

800 W Campbell Rd, Richardson, TX 75080, USA



VLSI DESIGN (EECT 6325)

PROJECT DONE ON: STANDARD CELL LIBRARY

(Final Project: Layout & Verification)

Team Members:

GOKUL SAI RAGHUNATH GXR200021 ABHISHEK MAHESH KUMAR AXM200255 SOMA RAJ KUMAR RXS190135

ACKNOWLEDGEMENT

We are grateful to Professor CARL SECHEN for providing us an opportunity to explore and conduct Flip-Flop based projects in VLSI Design.

We also take this opportunity to express our gratitude to MR VAIBHAV KUMARSWAMY SALIMATH for his guidance in conducting the project.

OBJECTIVE

In this project, we used our Verilog code from project 2 and laid it out using the calls that we generated in our cell library.

Project Goals:

- 1) Automatic placement and routing of your design using Cadence's Innovus
- 2) Run DRC (design rule checker) and LVS (layout versus schematic)
- 3) Run PrimeTime on the final layout using the extracted netlist to ascertain the worst-case delay

DESIGN PROCESS

Project 1:

Coded our Digital Design in Behavioural Verilog. We Created a Test bench for our Design.

Project 2:

Based on the library cells, Synopsys Design Vision was used to produce a Mapped netlist. We gained a deeper understanding of the complexity of our design as well as a precise cell count during this project.

Project 3:

Using the help of Virtuoso Design tools, we designed a layout for an Inverter. We got a better understanding of the tools.

Project 4:

With the Understanding of the Virtuoso tools, we created a standard library of cells which will be used for our final design. The Cells which we laid out are INV, NAND2, NOR2, XOR2, MUX2:1, AOI211, OAI21, AOI22.

- Schematic was created for all the Cells.
- DRC Design Rule Checking (DRC) is a physical design process to determine if chip layout satisfies a number of rules as defined by the semiconductor manufacturer.
- LVS The Layout Versus Schematic is the class of electronic design automation verification software that determines whether a particular integrated circuit layout corresponds to the original schematic or circuit diagram of the design.
- All the cells passed DRC and LVS .
- Height of all cells 9.62 um
- Abstract views were generated for all the cells and also obtained the spice files for all the cells.
- Using the extracted netlist, the functionality of each cell is checked by simulating in spice and Waveview.

Project 5:


Using the Cadence Design tools to design, D-Flip-Flop layout was designed.


Project 6:

We used the cells that we developed in our cell library to lay out the Verilog code that we used in project 2 during this Final Design.


We used Cadence Innovus in this Final Project to assist us automatically position cells in the design. Following that, we looked for DRC and LVS. We also used an extracted netlist to run the PrimeTime (a Synopsys Static Timing Analysis(STA) tool) on our final layout to determine the worst-case latency.

NETLIST FILE GENERATED






FINAL SCHEMATIC




LAYOUT


Measurements - Height = 498.16 um & Width = 481.78




LAYOUT

LAYOUT CREATED IN INNOVUS:






DRC RESULT





When we first ran the DRC, there were 22986 problems to resolve, but then we were able to get down to roughly 281 errors and then finally made it to 0(zero) errors.



OUTPUT WAVEFORM

Waveforms of our Verilog Code.





CONCLUSION

A 16-bit FIFO was designed to execute a simple first in first out operation. Each location is 16 bits long and has a depth of 16, implying that there are 16 locations. We ultimately put out the FIFO design using technologies like Cadence, Synopsys, and Innovus. The DRC for FIFO was passed, and the simulated waveform revealed the operation of FIFO.