

						M 31-		\sim								
Instruction Type	Instruction	RegWrite	ZeroExt	ALUSrcB	ALUSrcA	ALUOp	RegDst	Branch	MemWrite	MemRead	iviemToReg	HiWrite	LoWrite	Bne	Bgez	Bgtz
Arithmetic, R-type	add rd, rs, rt	1	X	0	0	add	1	0	0	X	1	0	0	Х	X	X
	addu rd, rs, rt	1	X	0	0	add	1	0	0	X	1	0	0	Χ	X	X
	sub rd, rs, rt	1	X	0	0	sub	1	0	0	X	1	0	0	Χ	X	X
	mul rd, rs, rt	1	X	0	0	mult	1	0	0	X	1	0	0	Χ	X	X
Arithmetic, I-type	addi rt, rs, imm	1	0	1	0	add	0	0	0	X	1	0	0	Χ	х	X
	addiu rt, rs, imm	1	1	1	0	add	0	0	0	X	1	0	0	Х	Х	X
Arithmetic, hi-lo	mult rs, rt	0	X	0	0	mult	Х	0	0	X	Х	1	1	Х	Х	X
	multu rs, rt	0	Х	0	0	multu	Х	0	0	Х	Х	1	1	Х	Х	X
	madd rs, rt	0	X	0	0	madd	X	0	0	X	Х	1	1	Х	Х	X
	msub rs, rt	0	X	0	0	msub	X	0	0	Х	Х	1	1	Х	Х	X
Data, I-type	lw rt, imm(rs)	1	0	1	0	add	0	0	0	1	0	0	0	Х	Х	X
	sw rt, imm(rs)	0	0	1	0	add	X	0	1	Х	Х	0	0	Х	Х	X
	Ih rt, imm(rs)	1	0	1	0	add	0	0	0	2	0	0	0	Х	Х	X
	sh rt, imm(rs)	0	0	1	0	add	Х	0	2	Х	Х	0	0	Х	Х	X
	lb rt, imm(rs)	1	0	1	0	add	0	0	0	3	0	0	0	Х	Х	Х
	sb rt, imm(rs)	0	0	1	0	add	Х	0	3	Х	Х	0	0	Х	Х	Х
	lui rt, imm	1	Х	1	0	sll16	0	0	0	Х	1	0	0	Х	Х	Х
Branch, I-type	beq rs, rt, imm	0	0	0	0	sub	Х	1	0	Х	Х	0	0	0	Х	Х
	bgez rs, imm	0	0	0	0	Х	Х	1	0	Х	Х	0	0	Х	1	Х
	bne rs, rt, imm	0	0	0	0	sub	Х	1	0	Х	Х	0	0	1	Х	Х
	bgtz rs, imm	0	0	0	0	add	Х	1	0	Х	Х	0	0	Х	Х	1
	blez rs, imm	0	0	0	0	add	Х	1	0	Х	Х	0	0	Х	Х	0
	bltz rs, imm	0	0	0	0	Х	Х	1	0	Х	Х	0	0	Х	0	Х
Jump, J-type	j addr													Х	Х	Х
	jal addr													Х	Х	Х
Jump, R-type	jr rs													Х	Х	Х
Logical, R-type	and rd, rs, rt	1	Х	0	0	and	1	0	0	Х	1	0	0	Х	Х	Х
	or rd, rs, rt	1	Х	0	0	or	1	0	0	Х	1	0	0	Х	Х	Х
	nor rd, rs, rt	1	Х	0	0	nor	1	0	0	Х	1	0	0	Х	Х	Х
	xor rd, rs, rt	1	Х	0	0	xor	1	0	0	Х	1	0	0	Х	Х	X
	seh rd, rt	1	Х	0	0	seh	1	0	0	Х	1	0	0	Х	Х	Х
	seb rd, rt	1	Х	0	0	seb	1	0	0	Х	1	0	0	Х	Х	Х
	slt, rd, rs, rt	1	X	0	0	slt	1	0	0	X	1	0	0	Х	Х	Х
	sltu rd, rs, rt	1	Х	0	0	sltu	1	0	0	Х	1	0	0	Х	Х	Х
	movn rd, rs, rt	Х	Х	Х	0	passA	1	0	0	Х	1	0	0	Х	Х	Х
	movz rd, rs, rt	Х	Х	Х	0	passA	1	0	0	Х	1	0	0	Х	Х	Х
Shifts/Rotates, R-type	sll rd, rt, shamt	1	Х	0	1	sll	1	0	0	X	1	0	0	Х	Х	X
	srl rd, rt, shamt	1	х	0	1	srl	1	0	0	Х	1	0	0	Х	Х	Х
	sllv rd, rt, rs	1	Х	0	0	sll	1	0	0	Х	1	0	0	Х	Х	X
	srlv rd, rt, rs	1	X	0	0	srl	1	0	0	Х	1	0	0	Х	Х	X
	sra rd, rt, shamt	1	Х	0	1	sra	1	0	0	Х	1	0	0	Х	Х	X
	srav rd, rt, rs	1	Х	0	0	sra	1	0	0	Х	1	0	0	Х	Х	X
	rotr rd, rt, shamt	1	Х	0	1	rotr	1	0	0	Х	1	0	0	Х	Х	X
		-	-			-				-					_	



	rotrv rd, rt, rs	1	X	0	0	rotr	1	0	0	X	1	0	0	X	X	X
Logical, I-type	andi rt, rs, imm	1	0	1	0	and	0	0	0	X	1	0	0	X	Х	Х
	ori rt, rs, imm	1	0	1	0	or	0	0	0	X	1	0	0	Χ	Х	Х
	xori rt, rs, imm	1	0	1	0	xor	0	0	0	X	1	0	0	Χ	X	X
	slti rt, rs, imm	1	0	1	0	slt	0	0	0	X	1	0	0	Χ	X	X
	sltiu rt, rs, imm	1	1	1	0	sltu	0	0	0	X	1	0	0	Χ	X	X
Hi/Lo	mthi rs	0	X	X	0	mthi	X	0	0	X	X	1	0	Χ	X	X
	mtlo rs	0	X	X	0	mtlo	Х	0	0	X	X	0	1	Χ	X	X
	mfhi rd	1	X	X	X	mfhi	1	0	0	X	1	0	0	Χ	X	X
	mflo rd	1	X	X	Х	mflo	1	0	0	X	1	0	0	Х	Х	Х
Instruction Type	Instruction	RegWrite	ZeroExt	ALUSrcB	ALUSrcA	ALUOp	RegDst	Branch	MemWrite	MemRead	MemToReg	HiWrite	LoWrite	Bne	Bgez	Bgtz

ALUControl	Operation	Info
5'b00000	AND	A & B
5'b00001	OR	A B
5'b00010	ADD	A + B (no overflow detection)
5'b00011	SLL	B << A
5'b00100	SRL	B >> A
5'b00101	MULT	A * B (32 msb -> hi, 32 lsb -> lo)
5'b00110	SUB	A - B (no overflow detection)
5'b00111	SLT	If A < B then 1 else 0 (signed)
5'b01000	MADD	{hi, lo} + A * B (32 msb -> hi, 32 lsb -> lo)
5'b01001	MSUB	{hi, lo} - A * B (32 msb -> hi, 32 lsb -> lo)
5'b01010	SLL16	B << 16
5'b01011	MTHI	A -> hi
5'b01100	NOR	~(A B)
5'b01101	XOR	A ^ B
5'b01110	MTLO	A -> lo
5'b01111	MFHI	hi
5'b10000	MFLO	lo
5'b10001	ADD16B	A[15:0] + B[15:0]
5'b10010	ADD8B	A[7:0] + B[7:0]
5'b10011	PASSA	A
5'b10100	SLTU	If A < B then 1 else 0 (unsigned)
5'b10101	ROTR	{B[A-1:0], B[32:A]}
5'b10110	SRA	B >>> A
5'b10111	SEH	{{16{B[15]}}, B[15:0]}
5'b11000	SEB	{{24{B[7]}}, B[7:0]}