## **List of Figures**

<b>Figure Caption</b>	Figure Title	Page
Figure 2.1	Coding	7
Figure 2.2	A Memory Protected by a Parity Code	11
Figure 2.3	DMC	14
Figure 3.1	Block Diagram	19
Figure 3.2	Algorithm	20
Figure 3.3	Check Bit Generation	20
Figure 3.4	Flow Diagram of Error Correction Method	22
Figure 3.5	Circuit Diagram of Error Correction Method	23
Figure 3.6	Dataword and Codeword	24
Figure 3.7	Correction of First Error Bit	25
Figure 3.8	Correction of Second Error Bit	25
Figure 3.9	Correction of Third Error Bit	25
Figure 3.10	Check Bit for Parity	25
Figure 4.1	Comparison of Overhead and Code Rate	29
Figure 4.2	Comparison of Correction Rate	30
Figure 4.3	Comparison of Overhead vs Data Size	31
Figure 4.4	Correction Rate Over Different Bit	32
Figure 4.4	Run Time Comparison	33

## **List of Tables**

<b>Table Caption</b>	Table Title	Page
Figure 4.1	Performance Comparison of Different Codes	28