




# Application

- Brushed motor drive applications
- BLDC motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC inverters


# **Benefits**

- Improved gate, avalanche and dynamic dV/dt ruggedness
- Fully characterized capacitance and avalanche SOA
- Enhanced body diode dV/dt and dI/dt capability
- Lead-free, RoHS compliant

# HEXFET® Power MOSFET



$V_{ t DSS}$	75V
R <sub>DS(on)</sub> typ.	$2.2 m\Omega$
max	2.6m $Ω$
D (Silicon Limited)	246A①
D (Package Limited)	195A



G	D	S
Gate	Drain	Source

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFB7730PbF	TO-220	Tube	50	IRFB7730PbF
IRFSL7730PbF	TO-262	Tube	50	IRFSL7730PbF
IRFS7730PbF	D <sup>2</sup> -Pak	Tube	50	IRFS7730PbF
		Tape and Reel Left	800	IRFS7730TRLPbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



# **Absolute Maximum Rating**

Symbol	Parameter	Max.	Units
$I_D$ @ $T_C$ = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	<b>246</b> ①	
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	174	^
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	195	A
I <sub>DM</sub>	Pulsed Drain Current ②	984*	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range -55 to + 175		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting Torque, 6-32 or M3 Screw	10 lbf·in (1.1 N·m)	

### **Avalanche Characteristics**

Symbol	Parameter	Max.	Units	
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy 3	465	m l	
E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy	898	mJ	
I <sub>AR</sub>	Avalanche Current ②	Con Fig 45, 46, 22a, 22b	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy ②	See Fig 15, 16, 23a, 23b	mJ	

### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.40	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/M
$R_{\theta JA}$	Junction-to-Ambient (TO-220)		62	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) (D <sup>2</sup> Pak) ®		40	

Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	75			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		40		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA ②
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		2.2	2.6	mΩ	$V_{GS} = 10V, I_D = 100A$
			2.6			$V_{GS} = 6.0V, I_D = 50A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
	Drain to Source Leakage Current			1.0		$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			150	μA	$V_{DS} = 75V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	nΛ	$V_{GS} = 20V$
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100	nA	$V_{GS} = -20V$
$R_G$	Gate Resistance		2.1		Ω	

### Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- 3 Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C,  $L = 93\mu H$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 100A$ ,  $V_{GS} = 10V$ .
- ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .
- ©  $C_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- 9 Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 1mH,  $R_G = 50\Omega$ ,  $I_{AS} = 42A$ ,  $V_{GS} = 10V$ .
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994: <a href="http://www.irf.com/technical-info/appnotes/an-994.pdf">http://www.irf.com/technical-info/appnotes/an-994.pdf</a>
- \* Pulse drain current is limited at 780A by source bonding technology.



# Dynamic Electrical Characteristics @ $T_J$ = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	249			S	$V_{DS} = 10V, I_{D} = 100A$
$Q_g$	Total Gate Charge		271	407		I <sub>D</sub> = 100A
$Q_{gs}$	Gate-to-Source Charge		55		nC	V <sub>DS</sub> = 38V
$Q_{gd}$	Gate-to-Drain Charge		79		IIC	V <sub>GS</sub> = 10V
Q <sub>sync</sub>	Total Gate Charge Sync. (Qg- Qgd)		192			
$t_{d(on)}$	Turn-On Delay Time		21			$V_{DD} = 38V$
t <sub>r</sub>	Rise Time		120			I <sub>D</sub> = 100A
$t_{d(off)}$	Turn-Off Delay Time		180		ns	$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		115			V <sub>GS</sub> = 10V⑤
C <sub>iss</sub>	Input Capacitance		13660			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		1120			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		690		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		1060			V <sub>GS</sub> = 0V, VDS = 0V to 60V⑦
Coss eff.(TR)	Output Capacitance (Time Related)		1275			V <sub>GS</sub> = 0V, VDS = 0V to 60V®

# **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			<b>246</b> ①		MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ②			984*		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 100A, V_{GS} = 0V $ §
dv/dt	Peak Diode Recovery dv/dt		16		V/ns	$T_J = 175^{\circ}C, I_S = 100A, V_{DS} = 75V$
+	Povorco Pocovory Timo		44		ns	$T_J = 25^{\circ}C$ $V_{DD} = 64V$
t <sub>rr</sub>	Reverse Recovery Time		51		115	$T_J = 125^{\circ}C$ $I_F = 100A$ ,
0	Deverse Deservery Charge		70		20	<u>T<sub>J</sub> = 25°C</u> di/dt = 100A/µs ⑤
$Q_{rr}$	Reverse Recovery Charge		97		nC	<u>T<sub>J</sub> = 125°C</u>
I <sub>RRM</sub>	Reverse Recovery Current		2.6		Α	T <sub>J</sub> = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics





Fig 6. Normalized On-Resistance vs. Temperature



**Fig 8.** Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{\text{jmax}}$ . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long  $asT_{jmax}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 15, 16).

 $t_{av}$  = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

PD (ave) = 1/2 ( 1.3·BV·I<sub>av</sub>) =  $\Delta T/Z_{thJC}$ 

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$ 

E<sub>AS (AR)</sub> = P<sub>D (ave)</sub>·t<sub>av</sub>






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms






Fig 25b. Gate Charge Waveform



# TO-220AB Package Outline (Dimensions are shown in millimeters (inches))





#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.)
  WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	ETERS	INC	HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
Α	3.56	4.83	.140	.190	
A1	1,14	1.40	.045	.055	
A2	2.03	2.92	.080	.115	
b	0.38	1.01	.015	.040	
b1	0.38	0.97	.015	.038	5
b2	1,14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	11.68	12.88	.460	.507	7
Ε	9.65	10.67	.380	.420	4,7
E1	6.86	8.89	.270	.350	7
E2	-	0.76	_	.030	8
е	2.54		.100 BSC		
e1		BSC	.200 BSC		
H1	5.84	6.86	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3.56	4.06	.140	.160	3
øΡ	3.54	4.08	.139	.161	
Q	2.54	3.42	.100	.135	

### LEAD ASSIGNMENTS

HEXFET 1.- GATE

2.- DRAIN 3.- SOURCE

IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

DIODES

1.- ANODE 2.- CATHODE 3.- ANODE


# **TO-220AB Part Marking Information**

EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19,2000 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"





TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



# TO-262 Package Outline (Dimensions are shown in millimeters (inches)





S Y M		DIMEN	SIONS		N
B	MILLIM	ETERS	INC	HES	N O T E S
L	MIN.	MAX.	MIN.	MAX.	S
Α	4.06	4.83	.160	.190	
A1	2.03	3.02	.080	.119	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
Ь3	1,14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270	_	4
Ε	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
е	2.54	BSC	.100	BSC	
L	13.46	14.10	.530	.555	
L1	-	1.65	-	.065	4
L2	3.56	3.71	.140	.146	

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- O.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

#### LEAD ASSIGNMENTS


### IGBTs, CoPACK

- 1.- GATE 2.- COLLECTOR 3.- EMITTER
- 4.- COLLECTOR

### <u>HEXFET</u>

- 1.- GATE 2.- DRAIN 3.- SOURCE 1.- ANODE (TWO DIE) / OPEN (ONE DIE)
  2, 4.- CATHODE
- 3.- ANODE


# **TO-262 Part Marking Information**




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



# D<sup>2</sup>Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))





S		DIMEN	ISIONS		Ŋ	
M B	MILLIM	ETERS	INC	HES	O T E S	
0 L	MIN.	MAX.	MIN.	MAX.	S	
Α	4.06	4.83	.160	.190		
A1	0.00	0.254	.000	.010		
ь	0.51	0.99	.020	.039		
ь1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
ь3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270	_	4	
Е	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245	_	4	
е	2.54	2.54 BSC		.100 BSC		
Н	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	-	1.68	-	.066	4	
L2	_	1.78	-	.070		
L3	0.25	BSC	.010			

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL
NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED
AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

#### LEAD ASSIGNMENTS

### DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE)


2, 4.- CATHODE 3.- ANODE


#### **HEXFET**

2. 4.- DRAIN 3.- SOURCE 1.- GATE 2, 4.- COLLECTOR 3.- EMITTER

IGBTs, CoPACK

# D<sup>2</sup>Pak (TO-263AB) Part Marking Information






Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



# D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))



Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>

### Qualification Information<sup>†</sup>

Qualification Level	Industrial		
	(per JEDEC JESD47F) ††		
Moisture Sensitivity Level	TO-220	N/A	
	D <sup>2</sup> Pak	MSL1	
	TO-262	N/A	
RoHS Compliant		Yes	

- † Qualification standards can be found at International Rectifier's web site: <a href="http://www.irf.com/product-info/reliability/">http://www.irf.com/product-info/reliability/</a>
- †† Applicable version of JEDEC standard at the time of product release.

### **Revision History**

Date	Comments
11/7/2014	<ul> <li>Updated E<sub>AS (L =1mH)</sub> = 898mJ on page 2</li> <li>Updated note 9 "Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 1mH, R<sub>G</sub> = 50Ω, I<sub>AS</sub> = 42A, V<sub>GS</sub> =10V" on page 2</li> <li>Updated package outline on page 9,10,11.</li> </ul>



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit http://www.irf.com/whoto-call/