

Analysis of Single Phase Diode Clamped Three Level Inverter

¹Bharti Katre, ²Apurva Dabare, ³Santosh Patle, ⁴Nikhil Pidurkar and ⁵Sushmita Bhoyar,
¹²³⁴⁵Research scholar, Department of Electrical Engineering, Priyadarshini College of Engineering, Nagpur, India

Abstract: The elementary concept of a multilevel converter is to achieve high power by using a series of a power semiconductor switches with lower voltage D.C source. The output voltage waveform of a multi-level inverter is composed of the number of levels of voltages, typically obtained from capacitor voltage sources. In this paper, single phase diode clamp multilevel inverter topology is analyzed by employing SPWM technique which controls the switching operation. Circuit configuration and theoretical operation are also discussed. The performance of the topology is investigated through MATLAB based simulation results.

Keywords: Diode Clamp Multilevel Inverter, Sinusoidal PWM Technique, Total Harmonic Distortion.

I. INTRODUCTION

Multilevel inverter is a power electronics device which is capable of providing desired alternating voltage level at the output using multiple lower level D.C voltage as an input. Mostly a two level inverter is used in order to generate the A.C voltage from D.C voltage. Now the questions arises what is the need of using multilevel inverter when we have two-level inverter.

First we need to look at the concept of multilevel inverter. First take the case of a two level inverter. A two level inverter creates two different voltage for the load i.e suppose we are providing V_{dc} as an input to a two level inverter then it will provide $+V_{dc}/2$ and $-V_{dc}/2$ on output. To build up an AC output voltage these two voltages are usually switched with PWM. Though this method is effective it creates harmonic distortions in the output voltage, EMI and high dv/dt (compared to multilevel inverters). This may not always be a problem but for some applications there may be a need for low distortion in the output voltage. The concept of Multilevel Inverters (MLI) does not depend on just two levels of voltage to create an AC signal. Instead several voltage levels are added to each other to create a smoother stepped waveform with lower dv/dt and lower harmonic distortions. With more voltage levels in the inverter the waveform it creates becomes smoother, but with many levels the design become with more components and a more complicated controller for the inverter is needed.

DIODE CLAMP MULTILEVEL INVERTER TOPOLOGY:-

In this topology there are two pairs of switches and two diodes are consists in a three-level diode clamped inverter. All switch pairs works in complimentary mode and the diodes used to provide access to mid-point voltage. The DC bus voltage is dividing into three voltage levels with the help of two series connections of DC capacitors, C_1 and C_2 . With the help of the clamping diodes D_{c1} and D_{c2} the voltage stress across each switching device is partial to V_{dc} . It is supposed that the total dc link voltage is V_{dc} and mid-point is synchronized at half of the dc link voltage, the voltage across each capacitor is $V_{dc}/2$ ($V_{c1}=V_{c2}=V_{dc}/2$). In a three level diode clamped inverter there

are three different feasible switching states which apply the stair case voltage on output voltage relating to DC link capacitor voltage rate. At any time a set of two switches is on for a three-level inverter and so on.

II. WORKING

Figure1 shows a three level diode clamp converter in which the dc bus consists of two capacitors C_1 and C_2 . For dc-bus voltage E , the voltage across each capacitor is $E/2$ and each device voltage stress will be limited to one capacitor voltage level $E/2$ through clamping diodes.




Figure 1: Circuit Diagram of three level inverter

Table1: Switching State Of The Three Level Diode Clamp Inverter.

Switching status	State	voltages
S1= ON, S2= ON	+ve voltage	$V_{ao}=V_{dc}/2$
S2=ON,S3=ON	0	$V_{ao}=0$
S3=ON,S4=ON	-ve voltage	$V_{ao}=-V_{dc}/2$

To explicate how the staircase voltage is synthesized, the neutral point n is considered as the output phase voltage reference point. Above table 1 shows that S1 and S3 are complementary each other. And similarly S2 and S4 are complementary each other.

III. CONTROL TECHNIQUES

The sinusoidal PWM technique is very popular for industrial converters. In this technique, an isosceles triangle carrier wave of frequency f_c is compared with the fundamental frequency f sinusoidal modulating wave and the points of intersection determines the switching points of power devices.

Three level pulse width modulated waveforms can be generated by sine-carrier PWM. Sine-carrier PWM is generated by comparing the three reference control signals with two triangular carrier waves.

IV. SIMULATION RESULT

Simulation of Single phase diode clamped inverter using sinusoidal pulse width modulation was carried out with the help of "MATLAB R2013a". Simulation was carried out to observe the improvement in the line voltage THD in 3-Level inverter.

Specification for three level Inverter:-

Supply Voltage = 324V
Fundamental Frequency(f_r)=50Hz
Switching Frequency(f_s) = 3000Hz
Amplitude Modulation Index(m_a)=0.9




Figure 2: Circuit Diagram of PWM generation




Figure 3: Reference and carrier waveform comparison




Figure 4: Circuit of Diode Clamp three level Inverter




Figure 5: Pulse waveform of Driver circuit




Figure 6: Waveform with lowpass filter




Figure 7: Output waveform of Three level inverter




Figure 8: FFT Analysis without filter




Figure 9: FFT Analysis with filter

Result without filter:-

Frequency	Load	THD
fundamental	R-100ohm	63.82%

Result with Filter:-

Filter- Cut off Frequency=750Hz

Damping Factor=0.307

Frequency	Load	THD
Fundamental	R- 100ohm	3.40%

CONCLUSION

The simulation of 3-Level Diode clamped multilevel inverter was carried using sinusoidal pulse width modulation (PWM). It has shown that reduction in line voltage THD takes place in three level inverter and performance of these inverters were investigated using R Load.

References

- [1] José Rodríguez, Jih-Sheng Lai and Fang ZhengPeng, senior member, IEEE “multilevel inverters: a survey of topologies, controls, and applications” IEEE transactions on industrial electronics, vol. 49, no. 4, august 2002
- [2] Charles I. Odeh and Marcel U. Agu “new topology for single-phase, three-level, SPWM VSI with LC filter “, department of electrical engineering, university of nigeria, nsukka.
- [3] Muhammad H. Rashid, “power electronics, circuits, devices, and applications”, third edition, pearson education, inc.,2004
- [4] www.iosrjournals.org
- [5] Andreas Nordvall, “Multilevel Inverter Topology Survey”, Master of Science Thesis in Electric Power Engineering, Department of Energy and Environment, Division of Electric Power Engineering, CHALMERS UNIVERSITY OF TECHNOLOGY, Goteborg, Sweden, 2011.
- [6] E. Beser, S. Camur, B. Arifoglu, E. KandemirBeser, “A grid connected photovoltaic power conversion system with single phase multilevel inverter,” Solar (2010), pp. 2056-2067.
- [7] Jagdish Kumar, Biswarup Das and PramodAgarwal, “Harmonic Reduction Technique for a Cascade Multilevel Inverter”, International Journal of Recent Trends in Engineering, Vol 1, No. 3, May 2009.
- [8] E. Kandemir Beser, B. Arifoglu, S. Camur and E Beser “Design and Application of a Single Phase Multilevel Inverter Suitable for using as a Voltage Harmonic Source”, Journal of Power Electronics, Vol. 10, No.2, March 2010.