## NANYANG TECHNOLOGICAL UNIVERSITY

### SEMESTER 1 EXAMINATION 2019-2020

#### **EE2002 – ANALOG ELECTRONICS**

November / December 2019

Time Allowed: 21/2 hours

# **INSTRUCTIONS**


- 1. This paper contains 4 questions and comprises 10 pages.
- 2. Answer all 4 questions.
- 3. All questions carry equal marks.
- 4. This is a closed book examination.
- 5. Unless specifically stated, all symbols have their usual meanings.
- 6. A List of Formulae is provided in Appendix A on pages 7-10.
- 1. (a) A non-ideal Op-Amp configured with resistors is shown in Figure 1(a) on page 2. The Op-Amp is powered by  $\pm V_{CC}$  power supplies. It has 2 non-ideal sources,  $I_+$  and  $I_-$  in the absence of the input offset voltage,  $V_{IO} \approx 0$ .

Derive the expression for the output voltage  $v_{\text{OUT}}$  when  $v_a = v_b = 0$ , in terms of  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ ,  $R_5$ ,  $R_6$ ,  $R_7$ ,  $R_8$ ,  $I_+$  and  $I_-$ .

**Note:** Parallel resistance of  $R_x$  and  $R_y$  can be written as  $R_x/R_y$  without expanding it.

(10 Marks)

Note: Question No. 1 continues on page 2.



## Figure 1(a)

(b) In Figure 1(b) on page 3, the empirical junction diode equation is:

$$V_{\rm D} = nV_{\rm T} \ln[I_{\rm D}/I_{\rm S}]$$

for diodes  $D_1$  and  $D_2$ , given that

$$V_{\rm D1} = 0.674 \text{ V}$$
 at  $I_{\rm D1} = 426 \,\mu\text{A}$  and  $V_{\rm D2} = 0.794 \text{ V}$  at  $I_{\rm D2} = 4.28 \,\text{mA}$ .

Also, given that  $V_1 = 6$  V and  $V_2 = 4.5$  V,  $R_1 = R_2 = 8$  k $\Omega$ ,  $R_3 = 16$  k $\Omega$ ,  $R_4 = 24$  k $\Omega$ ,  $R_5 = R_6 = 6$  k $\Omega$ , find the DC operating point or quiescent (Q) - point ( $I_D$ ,  $V_D$ ) for the diodes  $D_1$  and  $D_2$  (to 3 decimal places in mA and V, respectively).

**Note**:  $D_1$  and  $D_2$  have the same  $nV_T$  and  $I_S$ .

(15 Marks)

Note: Question No. 1 continues on page 3.




Figure 1(b)

- 2. Consider the source-follower circuit showing a "bootstrapped" resistor  $R_G$  as shown in Figure 2 on page 4. Assume all capacitors have infinite value (open circuit at DC, short circuit at AC). The inductor L is likewise infinite in value (short circuit at DC, open circuit at AC).
  - (a) Given  $R_G = R_S = 2 \text{ k}\Omega$ ,  $K_n = 2 \text{ mA/V}^2$ ,  $V_{TN} = 1 \text{V}$ , and  $\lambda = 0.01 \text{ V}^{-1}$ , solve for the DC operating point  $(I_D, V_{DS})$ , and hence calculate the small signal parameters  $g_m$  and  $r_o$ .

(5 Marks)

(b) Determine the AC voltage gain  $A_v = v_o/v_i$ .

(5 Marks)

(c) Make use of part (b) to determine the AC input resistance R<sub>in</sub>.

(5 Marks)

(d) Determine the AC output resistance R<sub>out</sub>.

(5 Marks)

Note: Question No. 2 continues on page 4.

Determine the maximum AC input amplitude  $v_i$  that will satisfy the small signal limit.

(5 Marks)




Figure 2

- 3. For the differential circuit in Figure 3 on page 5, assume  $V_{DD} = 12 \text{ V}$ ,  $V_{SS} = 42 \text{ V}$ ,  $R_{GI} = 100 \text{ k}\Omega$ ,  $R_{G2} = 50 \text{ k}\Omega$ ,  $R_S = 5 \text{ k}\Omega$ ,  $R_D = 8 \text{ k}\Omega$ ,  $K_n = 200 \text{ }\mu\text{A/V}^2$  and  $V_{TN} = 2 \text{ V}$ . Here  $v_{i1}$  and  $v_{i2}$  represent the differential inputs, and  $v_{o1}$  and  $v_{o2}$  represent the differential outputs. Assume all the capacitors have infinite values and  $\lambda = 0$ .
  - (a) Determine the Q-points  $(I_D, V_{DS})$  for the transistors.

(5 Marks)

(b) Determine the differential-mode gains and common-mode gains for the cases of both single-ended and differential outputs.

(10 Marks)

Note: Question No. 3 continues on page 5.

Determine the common-mode rejection ratios (CMRRs) for the cases of both (c) single-ended and differential outputs. In addition, discuss the effect of variation of  $R_S$  to the CMRRs.

(4 Marks)

Determine the differential-mode and common-mode input resistances and output (d) resistances.

(6 Marks)




Figure 3

Consider the current mirror circuit shown in Figure 4(a) on page 6. Assume all 4. NMOS transistors are identical with parameters  $K_n = 200 \,\mu\text{A/V}^2$ ,  $V_{TN} = 0.5 \,\text{V}$ ,  $\lambda = 0.05 \text{ V}^{-1}$  and the power supply voltage  $V_{DD}$  is 5 V. If  $I_{REF} = 100 \mu\text{A}$ , find the gate voltages of  $M_1$  and  $M_2$  denoted by  $V_A$  and  $V_B$  respectively by ignoring the Early effect. Also, find the output current  $I_{out}$  by including the Early effect.


(15 Marks)

- Consider the active filter circuit shown in Figure 4(b) on page 6 comprising an (b) ideal operational amplifier, resistors and capacitors.
  - Find the transfer function  $H(s) = v_{out}/v_s$  for the circuit in terms of the (i) resistors and capacitors.

(5 Marks)

Note: Question No. 4 continues on page 6.

(ii) How many poles and zeros are there in this transfer function? Write down algebraic expressions for these poles and zeros in terms of the resistors and capacitors.



# Figure 4(a)




Figure 4(b)


## Appendix A


## List of Formulae (with the usual notations)

## Op-Amps:

Closed-Loop Negative Feedback Inverting Gain,  $A_{VCL} = \frac{v_o}{v_i} = -\frac{R_f}{R_i}$  Figure (a)

Closed-Loop Negative Feedback Non-Inverting Gain,  $A_{VCL} = \frac{v_o}{v_i} = \left(1 + \frac{R_f}{R_i}\right)$  Figure (b)






Op-Amp's Slew Rate,  $SR \ge \left| \frac{dv_o}{dt} \right|_{max} = A_{VCL} \omega a_m = A_{VCL} a_m 2\pi f$ ,

where  $v_i = a_m \sin(\omega t)$ ,  $v_o = A_{VCL}v_i$ ,  $v_o = A_{VCL}a_m \sin(\omega t)$  and  $\left|\frac{dv_o}{dt}\right| = A_{VCL}\omega a_m \cos(\omega t)$ 

Op-Amp's frequency response:  $A_{VOL}(jf) = \frac{A_o}{\left(1 + \frac{jf}{f_p}\right)}$ 

Gain-Bandwidth Product:  $A_o f_p = f_o = \frac{1}{\beta} (BW)_{CL}$ 

where 
$$\frac{1}{\beta} = \frac{R_f + R_i}{R_i}$$
  
 $t_r = \frac{0.35}{(BW)_{CL}}$ 



## **Diodes:**

$$v_D \approx nV_T \ln \left(\frac{i_D}{I_S}\right) \text{ or } i_D \approx I_S e^{\left(\frac{v_D}{nV_T}\right)}$$

where 
$$e^x = 1 + x + \frac{x^2}{2!} + \frac{x^3}{3!} + \frac{x^4}{4!} + \dots$$

Diode conductance: 
$$g_D = \frac{1}{r_D} = \frac{I_D}{nV_T}$$

#### **BJT** in Forward Active Region:

Ignore early effect: 
$$i_C = I_S \exp\left(\frac{\left|v_{BE}\right|}{V_T}\right)$$

With early effect: 
$$i_C = I_S \exp\left(\frac{\left|v_{BE}\right|}{V_T}\right) \left(1 + \frac{\left|v_{CE}\right|}{V_A}\right)$$

where Is: Saturation current,

 $V_T$ : Thermal voltage, assume 25 mV at room temperature,

 $V_A$ : Early voltage.

For npn transistor,  $|v_{BE}| = v_{BE}$  and  $|v_{CE}| = v_{CE}$ ;

For pnp transistor,  $|v_{BE}| = v_{EB}$  and  $|v_{CE}| = v_{EC}$ .

#### Small-signal model parameters of BJT:

$$g_m = \frac{I_C}{V_T}$$
,  $r_\pi = \frac{\beta}{g_m}$  and  $r_o = \frac{V_A + |V_{CE}|}{I_C} \approx \frac{V_A}{I_C}$ 

where  $I_C$ : DC collector current at Q-point

V<sub>CE</sub>: DC collector-emitter voltage at Q-point

Criterion for small-signal operation of BJT:  $|v_{be}| \le 0.2V_T$ 

#### **MOSFET** in Saturation Region:

Criterion:

 $V_{DS} \ge V_{GS} - V_{TN}$  for NMOS;

 $|V_{DS}| \ge |V_{GS}| - |V_{TP}|$  for PMOS

where  $V_{TN}$ ,  $V_{TP}$ : Threshold voltage,

VDS: DC drain-source voltage,

 $V_{GS}$ : DC gate-source voltage.

Ignore channel-length modulation effect:

$$i_D = \frac{K_n}{2} (v_{GS} - V_{TN})^2 \text{ for NMOS,}$$

$$i_D = \frac{K_p}{2} (|v_{GS}| - |V_{TP}|)^2$$
 for PMOS.

With channel-length modulation effect:  $i_D = \frac{K_n}{2} (v_{GS} - V_{TN})^2 (1 + \lambda v_{DS})$  for NMOS,

$$i_D = \frac{K_p}{2} \left( \left| v_{GS} \right| - \left| V_{TP} \right| \right)^2 \left( 1 + \lambda \left| v_{DS} \right| \right) \text{ for PMOS.}$$

where  $\lambda$ : channel length modulation parameter,

For NMOS 
$$K_n = K'_n \left( \frac{W}{L} \right)$$
 and  $K'_n = \mu_n C_{ox}$ ; For PMOS  $K_p = K'_p \left( \frac{W}{L} \right)$  and  $K'_p = \mu_p C_{ox}$ .

## **MOSFET in Triode Region:**

Criterion:

$$V_{DS} < V_{GS} - V_{TN}$$
 for NMOS;  
 $|V_{DS}| < |V_{GS}| - |V_{TP}|$  for PMOS

Ignore channel-length modulation effect:

$$i_D = K_n \left( v_{GS} - V_{TN} - \frac{v_{DS}}{2} \right) v_{DS} \text{ for NMOS,}$$

$$i_D = K_p \left( \left| v_{GS} \right| - \left| V_{TP} \right| - \frac{\left| v_{DS} \right|}{2} \right) \left| v_{DS} \right| \text{ for PMOS.}$$

With channel-length modulation effect:  $i_D = K_n \left( v_{GS} - V_{TN} - \frac{v_{DS}}{2} \right) v_{DS} \left( 1 + \lambda v_{DS} \right)$  for NMOS,

$$i_D = K_p \left( \left| \nu_{CS} \right| - \left| V_{TP} \right| - \frac{\left| \nu_{DS} \right|}{2} \right) \left| \nu_{DS} \right| \left( 1 + \lambda \left| \nu_{DS} \right| \right) \text{ for PMOS.}$$

## Small-signal model parameters of MOSFET

For NMOS: 
$$g_m = \sqrt{2K_nI_D(1 + \lambda V_{DS})} \approx \sqrt{2K_nI_D}$$
 and  $r_o = \frac{\frac{1}{\lambda} + V_{DS}}{I_D} \approx \frac{1}{\lambda I_D}$ 

For PMOS: 
$$g_m = \sqrt{2K_p I_D (1 + \lambda |V_{DS}|)} \approx \sqrt{2K_p I_D}$$
 and  $r_o = \frac{\frac{1}{\lambda} + |V_{DS}|}{I_D} \approx \frac{1}{\lambda I_D}$ 

where  $I_D$ : DC drain current at Q-point

VDS: DC drain-source voltage at Q-point

Criterion for small-signal operation:

For NMOS:  $|v_{gs}| \le 0.2(V_{GS} - V_{TN})$ 

For PMOS:  $|v_{gs}| \le 0.2(|V_{GS}| - |V_{TP}|)$ 

where  $V_{GS}$ : DC gate-source voltage at Q-point.

#### Frequency Response: OCTC and SCTC

0) DISABLE DC sources...

voltage sources -> SHORT CIRCUIT, current sources -> OPEN CIRCUIT

- 1) Identify capacitors contributing (reducing Vo or causing trouble) to the frequency of interest (i.e. lower or higher cut-off).
- 2) DISABLE all independent AC sources... voltage sources -> SHORT CIRCUIT, current sources -> OPEN CIRCUIT DO NOT remove or "disable" dependent sources!



higher cut-off (OCTC)



lower cut-off (SCTC)

3) Idealize irrelevant capacitors by SHORT CIRCUIT (because at high f, cap → short)

Next step to find time constant

- 4) For each contributing capacitor  $C_p$ , set all other capacitors (other than the one you are looking at) removed (i.e. OPEN CIRCUITS) and determine the resistance,  $R_i$ , seen by  $C_i$

5) Higher cut-off frequency is estimated as:
$$\omega_{H-3dB} \approx \frac{1}{\sum_{i} C_{i} R_{i}} = \frac{1}{C_{1} R_{1} + C_{2} R_{2} + \dots}$$

3) Idealize irrelevant capacitors by OPEN CIRCUIT (because at low f, cap → open)

Next step to find time constant

- 4) For each contributing capacitor  $C_i$ , set all other capacitors (other than the one you are looking at) removed (i.e. SHORT CIRCUITS) and determine the resistance,  $R_i$  seen by  $C_i$
- 5) Lower cut-off frequency is estimated as:

$$\omega_{L-3dB} \approx \sum_{i} \frac{1}{C_{i}R_{i}} = \frac{1}{C_{1}R_{1}} + \frac{1}{C_{2}R_{2}} + \dots$$

END OF PAPER

Analog EE2002 Electronics 2019/20 sem 1 (-(a)) se superposition theorem Vout = Vout I + Vout I-=-(R3+R1/1R2)(R4/1R5+R6)/1R3) I+ I-(R6)( R8+R6/1R3)
VIII

VIII

VIII (b) First find the valve of the 2 constants. Not and Is. 0.674=nVtln 426 x 10-6 0.794= N/T/n 428×103 Sub (1) to (2) 0.794= 0.674 + NT In 4.28x03 NT= 0.052 V Is= 1-003 x(0-9)A Find Veh and Rufer D, and D2

- RK 16k 24k 6k Vo, = 16 k 8k+8k+66k · 6V Vo2 = 24k+6k+66k · 4.5V Rp = 16k//16k=8k Rp2= 24k/172k=8k Since  $V_0$  =  $V_0$  and  $R_0$  =  $R_{02}$ , we just need to find  $V_0$  and  $I_0$  once start with  $V_0$  = 0.53  $I_0 = \frac{3-V_0}{8k}$   $I_0 = 0.288 \text{ mA}$   $V_0 = 0.653$ Vo=n/7/n Ip Ip=0.293 mA Vo=0.654 Ip=0.293mA Vp=0654

(l)

Opoint (0.293m/ ,0,659V) for both D, and D2


V<sub>6</sub> =0 since I<sub>6</sub>=0 Vorto Rs=2V IO = K (VGS-VW)2 VGS+ 1/2 (VGS-1)2-2k=2 Vest 2 1/6 2 2/6+1)=2 12165 -3 V65 =0 Ves = 2 3 ID= 0,25mA KVL 2 Vost Ip Rs = 3V Vos = 250 9 m= 1/2 KnJp = 10-3 52 To = \$ +1 /65/ =410000 12 gain = Vo = (9m Vos + Vos) (6/1Rank) (9m+ Re) FOLIRS

Vos+ (9mVos+ Vos) (6/1Rank) (4/19m+ Ro) FOLIRS

(c) 
$$Rn = \frac{V_i}{R_6} = \frac{V_i}{V_i + V_6} = \frac{V_i}{V_i + V_6} = \frac{V_i}{R_6} = \frac{V_i}{$$

Rout = 1 = 499.39LD

(e). | Vyst <0.2 (V65 - Va) (1) Wi = V6s + (9m/ks + 1/6s) (F0/1/Rs) Vi=Veste (gn++) (roll Rs)) V65= 1+(9m+ 1/Rs)(col/Rs) Sub back to 1 Vi & 0.2(0.5) (1+ (9m+ to) (roll(s)) W € 0.4 3-(a) Consider only half of the differential amplifier since it is symmetrical Replace RE, and REZ with Ventor grate of the transistor Vth = 1262 (165-0) 32Rg No need Pth since no current flows through grate 4v (Firm) 32Rs) Voti To 2Rs = 4-(-12) In= 5 (16-1/21)2 Vést. R. Rs (Ver- 1741) = 16 Ves + Ves2 4Ves+ 4 =16  $V_{65}^2 - 3V_{65} - \Omega = 0$   $V_{65} = \frac{3+V_{57}}{2}V = 5-275V$ 70 = 1-0725 mA To (R6+2P3) +Vos=24 Vos=4.695 V Opoints (10725 mA, 4.695V) 9n=12kmg=6.55 X10-4 Single ended gain = 9m/r. Rol 9mRo = -2.62 Odiff output grain = - 9 m/2 Po -



Common mode gain


Single ended gain = 
$$\frac{-9m/sSR_0}{\sqrt{s+9m/sS(2/R_0)}}$$
=  $\frac{-9m}{1+9m^2R_0}$  =  $-0.694$ 


differential made gain of since Vor and Voz anetherame

If RS is increased, V<sub>65</sub> (in DC) will decrease and as a result 9m will decrease and the gain for all made will be uncertain and a better configuration is to add & a current source, to replace Rs so that In isconstant and gon is constant


(d) input resistance for all made 1500: Output resistance

For diff made





-Ves= 9mVes, 2Rs Ves =0 since 1 \$ 9m -2Rs Rout Vout Rolling = Ro



# Tips & Trick

1. The Structure of the question will always be the same a.No.1 will always be op comp and dide b.No.2 will always be op comp and dide c-Differential complifier, multirage amplifier and current minar, 2 of them will come out cut number 884.

d: Transfer function will come out in the last part

2. Always do mumber I first since it's the leasilest

3. Vo multistage cumplifier last (if it comes out)

4. Practice P4P a lot Since the structure of the questions are very similar each