NANYANG TECHNOLOGICAL UNIVERSITY

SEMESTER 1 EXAMINATION 2018-2019

EE3019 - INTEGRATED ELECTRONICS

November / December 2018

Time Allowed: 2 hours

INSTRUCTIONS

- 1. This paper contains 4 questions and comprises 6 pages.
- 2. Answer ALL questions.
- 3. All questions carry equal marks.
- 4. This is a closed book examination.
- 5. Unless specifically stated, all symbols have their usual meanings.
- 6. A list of Formulae is provided in Appendix A on page 6.
- 1. (a) Sketch the Voltage Transfer Characteristics of a symmetrical CMOS inverter. Identify the regions of operation of both the pMOS and nMOS transistors of the CMOS inverter when the input changes from 0 V to V_{DD} . Briefly discuss how the variations of V_{IL} , V_{IH} , V_{OL} , V_{OH} and V_{th} can affect the noise margin of the inverter.

(9 Marks)

(b) Consider a CMOS inverter in Figure 1 on page 2. Assume $V_{DD} = 1.2 \text{ V}$, $V_{OH} = 1.1 \text{ V}$, $V_{OL} = 0.1 \text{ V}$, $C_o = 5 \text{ fF}$ and $C_g = 9 \text{ fF}$. The falling time, τ_f , for V_{in} is 530 ps. The parameters of the pMOS and nMOS transistors are given below:

pMOS
$$V_{tp} = -0.45 \text{ V}, \quad \mu_p C_{ox} = 20 \text{ } \mu\text{A/V}^2, \quad (W/L)_p = 4.5 \text{ nMOS}$$
 $V_{tn} = 0.46 \text{ V}, \quad \mu_n C_{ox} = 50 \text{ } \mu\text{A/V}^2, \quad (W/L)_p = 2 \text{ } \frac{1}{2} \text{$

For parts (i) and (ii) below, state all your assumptions clearly.

Note: Question No. 1 continues on page 2.

- (i) Identify the regions of operation of both the pMOS and nMOS transistors, and determine the drain current i_L when V_{out} is at 20% and 80% of its full value.
- (ii) Determine the rising time, t_r , for V_{out} to rise from 20% to 80% of its full value.




Figure 1

(13 Marks)

(c) Discuss how the noise margin and operating speed of a CMOS logic circuit could be affected by the transistor body effect.

(3 Marks)

2. (a) Consider the 1-T DRAM cell which is constructed using an nMOS transistor. Assume that $V_{DD} = 1.2$ V and the threshold voltage, $V_{tn} = 0.46$ V. The bit-line precharge voltage is 0.5 V_{DD} , bit-line capacitance is 0.52 pF and the storage capacitance per cell is 33 fF. Determine the voltage swing of the bit-line for a READ operation when accessing stored data values of '0' and '1'. Briefly discuss the purpose of the Sense Amplifier for the DRAM.

(8 Marks)

- (b) A feedback amplifier is shown in Figure 2 on page 3. It is given that $R_L = 10 \text{ k}\Omega$, $R_1 = 7 \text{ k}\Omega$, $R_2 = 53 \text{ k}\Omega$, $R_3 = 70 \text{ k}\Omega$ and $R_4 = 60 \text{ k}\Omega$,
 - (i) Identify the feedback topology, and determine the feedback factor, β .
 - (ii) Determine the closed-loop voltage gain, v_o/v_s , if the op-amp has an open-loop gain of $A = \infty$ and $A = 10^4$.
 - (iii) If the closed-loop gain changes by 0.5%, determine the corresponding change in the open-loop gain.

Note: Question No. 2 continues on page 3.




Figure 2

(14 Marks)

(c) Explain why the gain of the negative feedback amplifier decreases at high frequencies.

(3 Marks)

- 3. The circuit schematic of a Bandgap voltage reference with low Fractional Temperature Coefficient (TC_F) is depicted in Figure 3 on page 4. Resistor R_4 serves to improve the insensitivity to temperature and can be assumed to be a short circuit.
 - (a) Define the following two parameters:
 - (i) TC_F, and
 - (ii) $S_{V_{CC}}^{V_{REF}}$, the sensitivity of the output reference voltage with respect to the supply rail voltage, V_{cc} .

(4 Marks)

(b) Draw a conceptual block diagram of the Bandgap voltage reference and explain the phenomena that provide for low TC_F and low $S_{VCC}^{V_{REF}}$.

(6 Marks)

(c) Derive the expression for the output voltage, V_{REF} , of the Bandgap voltage reference depicted in Figure 3.

(12 Marks)

(d) An engineer chose to employ the fully-bipolar LM741 op-amp in Figure 3. Explain and discuss if this op-amp choice is practically appropriate.

(3 Marks)

Note: Question No. 3 continues on page 4.




Figure 3

4. The hybrid BJT-CMOS op-amp depicted in Figure 4 on page 5 has three poles located at 10 kHz, 1 MHz and 100 MHz. Assume $R = 465 \text{ k}\Omega$ and the following parameters for the transistors in the op amp:

MOS transistors: $|V_t| = 0.8 \text{ V}$, $\mu_n C_{ox} = 30 \mu \text{A/V}^2$, $\mu_p C_{ox} = 15 \mu \text{A/V}^2$, $|V_A| = 50 \text{ V}$

BJT transistors: $V_{BE(on)} = 0.7 \text{ V}, |V_A| = 50 \text{ V}$

(a) Explain the function of transistors M_6 and T_9 .

(4 Marks)

(b) Assume that the emitter area of the BJT transistors is equal. Determine the drain and collector bias currents in the MOS and BJT transistors, respectively. Complete the following table in your answer script.

Transistor	M_1	M_2	<i>M</i> ₃	M ₄	M ₅	M_6	<i>M</i> ₇	M_8	<i>T</i> ₉	T_{10}
Current										

(7 Marks)

Note: Question No. 4 continues on page 5.

(c) Determine the voltage gain of the first stage of the op-amp. Assuming that the voltage gain of the second stage of the op-amp is 500, determine if the op-amp is stable.

(12 Marks)

(d) In present-day electronic devices where the integrated circuits are very densely placed, the op-amp is required to feature very high power supply rejection ratio (PSRR). Explain how you would design the op-amp in Figure 4 to obtain high PSRR, and discuss the implication of your design.

(2 Marks)




Figure 4

APPENDIX A: List of Formulae for EE3019

$$V = IZ$$

$$P = IV$$

$$Z_{L} = j\omega L$$

$$Z_{C} = \frac{1}{j\omega C}$$

$$\sum_{m=1}^{M} v_{m} = 0$$

$$\sum_{n=1}^{N} i_{n} = 0$$

$$v = L\frac{di}{dt}$$

$$i_{D} = I_{S} \left[\exp\left(\frac{v_{D}}{nV_{T}}\right) - 1 \right]$$

$$V_{T} = \frac{kT}{q}$$

$$i_{C} \approx I_{S} \left[\exp\left(\frac{v_{BE}}{V_{T}}\right) \right]$$

$$i_{E} = i_{C} + i_{B}$$

$$\alpha = \frac{\beta}{1 + \beta}$$

$$A + B + C = \overline{A} \overline{B} \overline{C}$$

$$A_{BC} = \overline{A} + \overline{B} + \overline{C}$$

$$i_{Dn(LIN)} = (\mu_{n}C_{ox})(\frac{W}{L})((v_{GS} - v_{t})v_{DS} - \frac{1}{2}v_{DS}^{2})$$

$$A_{f} = \frac{A}{1 + A\beta}$$

$$i_{Dn(SAT)} = \frac{1}{2}(\mu_{n}C_{ox})(\frac{W}{L})(v_{GS} - v_{t})^{2}$$

$$f = \frac{1}{2n\tau_{p}}$$

$$V_{I} = A_{I}A_{2}(W_{I} - \beta V_{o}) + A_{I}V_{n}$$

$$r_{PLH} = \sqrt{r_{PLH}^{2}(Step Input) + \left(\frac{\tau_{f}}{2}\right)^{2}}$$

$$\frac{dA_{f}}{A_{f}} = \frac{1}{1 + A\beta} \cdot \frac{dA}{A}$$

$$g_{m} = 2\frac{I_{D}}{(V_{GS} - V_{t})}$$

END OF PAPER

Note: p	lease be reminded that this solution is for your reference only. It is not the official tolution. From enaminers & thus might subject to error. As examine it Grefully page 119					
1.	(a) * Sketch VTC					
	The answer is available in lecture notes, there I will give you the Step-by-step procedure on how to draw the source to a live					
	and the make					
	1 Pasier. (1) Nmos Curve Avort Ovin=Vion					
	Castral on May No - Not - No - Not - No - Not - Start - De As					
	Vin 2 Van					
· · · · · · · · · · · · · · · · · · ·	Nmos Same North but Ving > Ving					
	Vin					
00						
	(2) PMOS CUTYO . VILLANDO					
	A SABLAST A					
	Makelin-lie 37 15 parallel w/ 3					
	Emos In Short Ateb					
	Viop Vion Vip+Virg					
01	3 Sipply intersection & VTC Nop (5) - (3,0,0) Should merget At a point					
Fisa	Make sure that VIL VAM					
ansi	ver:					
	Vine Viny, VII V. Ving Ving Test Vind					
	View Vith VIL VIDOLVIOR SION 5,C 2 D					
	* identify operation region					
	to identify, the Student Should realize from CMOS inverter schematic					
	that VGsn=Vin VGsp=-Weo-Vin)					
	(trol-day) - = dsay Pron = Usah					
	O in each region (A,B,C,P,E), write the equation of Yout & him that					
	Contrior Vin O VI. The ch. the Vin O Vi is the Vin of ABUT This a set					
L	(3) Deduce From the eq the operating region					

	or else you can memorize it
	Final answer: region A = NMOS OFF, PMOS I'M 1 (reverse)
	-11- B = -11- Sat -11- 1m
	-1 c = -11- sat , -11- Sat
	-11- 0 = -11- 15n -11- Scot
	-11- E = -11- 11n / -11- OFF
	* The variations of VIL, VIH, YOL, VOH, VH might reduce NM in contain cases.
	lecall that NMH: NOH-VIH NM= min CHML, NMH)
	NMC = VIC-VOL
	For example, NMH < NML So that NM= NMH. When VoH or VIH
	change such that NMH' < NMH, the new NM' will be less than
	NM of the original value.
	(b) (i) assumption Dignore Trop Vin at the moment, i.e we are assuming
	that Vin is step function. Analyze when Vin is in its
	Fire state (M= OV)
	- D full value refer to Vot instead of Voo
	VGSn = Vm Vsgp= Vpp-Vin
	Vosn= Vout Vspp= Voo- Vout
	* Vout = 20% Notes 0.2. 1.1 - 0.22 V
	Nmas: VGsn = Vin = OV < Vton = 0.46V -> OFF
	PMOS: Vsgp = V00-Vn = 1.2 V
	Vsop: Voo-Vost: 1.2-0.22: 0.99V
•	0-93: > 1-2 - ,0.45 (=> Vsep > Vkgp - 1Vtop) + Set
	$\frac{1_{25\%}}{2}$: ipmoset: $\frac{1_{10}(0x)(u)}{2}$ ($\frac{V_{cqp}-1_{10}}{L_{p}}$)
	= 20 m . 4.5 (1.2 - 0.45)2: 25.3125 MA
	2
	* Vout= 80% Not= 0-8. 1-1 = 0.88V
	hwas: off
	Pros: Vsg= 1.2 Vsp= 1.2 -0.88: 0.32 V
	0-32 4 1.2 -0.45 (=) Vsop < Vsqp - 1Vtop -> lin
	
	idoop = ipmos Lin = Mplox (W) (Usgp-1Vtopl) Uspp-05 Vsop)
	= 20M · 4.5 ((1.2-0.45) · 8.32 - 0.5 · 0.322)

	For your reference only Page 319
}-	(b) (ii) firstly, find to when Vin is a step function
	larg: 120%+ 180% 25.3125+ 16.992 . 21.15225~A
	2 2
	C= C- + Cg = S + 9: 19ff
	DV = V80% - V20% = 8.88 - 0.22 = 0-66 V
	Treste: C. DV . 195. 0.66 . 0.4368 nS
	Iarg 21.15225 M
	Then use the formula
	Trachai: Trister 1 (tfin)2
<u></u>	$\frac{1}{2} \sqrt{0.4368^2 + \left(0.53\right)^2} = 0.5109 \text{ NS}$
	assimption:
	1) approximating the value with Formto given by Trackel is
	acturate enough to give the answer to the question
	2.) Cat output node is only contributed by Co &Cg
1.:	3.) ignore 2nd order effect s-a l, Vt' etc
	(c) when there is body effect, the threshold voltage will be
	increased. This might realt in:
	1.) While because when Ush Changes the VTC curve will
	change of this appect Vin, Von Vin & Von accordingly,
01	Philting in change in NM
	2.) Speed I because do Switch From. O > 1 will take longer
	time due to lan being increased
2.	a) 1-7 DRAM
	Cs= 33 fF
·	
	Cgr: 0-82 bt
	CS T TCEL =D Model:
	$\frac{1}{8} \frac{1}{6} \frac{1}$
	CST TO TOBL
	

1-7	1/9
	+ fead 0
	when reading o, Rw will be Charged to Voo to turn on NMOS
	I BL Will be pre-charged to Nop. Cs is storing cogic 0 of
	thus Vcs = OV. When NMas is on, I will flow from Car b Cs
	I will decrease Vgz. Sense amplifier will detect this small
	decrease of VBL I amplify it through positive f.B to read the 0 value
	initial uplyage > Vcs = or Vcs = 0.5Upo = 0.6V
	Final voltage -> Vc's = Vcei = Vc . Cs + Vcei Kei
	Cs + CBL
	= 0.33 + 0.6.520, 0.5642 V
	33 + 250
	BL Voltage Swing: VCBL > VCBL (=) 0.6v -> 0.5642
	+ pead 1.
	When reading 1; Cs is storing logic 1 & this Vos= Voo-Win = 0:7
	The mechanism is the same except that now it is discharging through
	NMOS to Charge CBL
	Note that Cs is charged to Voo-Ving instead of Voo when storing
	logic 1 because we grensing Nmos instead of 76. MMos
	will be egg when your > Vm = VL.
	9 / Vap when writing logic 1 Io will thow
	From Coll to Cs of change the latter.
	to once us reached a value of 100-1400 Nonos
	with he off bes 1950 = 1/2 : 100-(100 - 1400) = 1400
	Vs > Voo-Vton =0 Ygsn < Vton
	thus, we can see that make value of Cs is Voo-VAn
	Initial voltage + Vcs = 0.74v Vcg = 0.6V
	final voltage + Vis'= Vigh: 0.74.33 + 0.6.520 - 0.6084v
	334520
	BL voltage swing: 0.60 + 0.60 24 v
	* Sense amplifier is used to detect the small nothing changes of all
	when reading speculian is perpanded in 1-7 ORAM. It is through
	the positive peedback espect.

	for your reference only Page \$19
2	(b) (1) + FB Topology
	ip: voltage morning (senies mixing) & series -should
	op: voltage Sampling (Short Sampling)
	4 6
	FB network:
	Rz
	R ₁ P ₂
-	New No.
	re-draw \$= Ves
	Yo Vo
0 1	CIPS VEB : P.
	R2 THE VI RITES
	p. 1 / 1 - p. Pp. (R. 1 R2) 1/ R4
	Vo Rpakz
	= LR17RJ 1/R4
	(Parks) 1/Ra + R3
	P= VFB - VFB . V1 - F1 (F1782) 11 F4
<u></u>	Vo V, Vb P1+P2 (P1-1P2)//R4 + R3
	key in the value -> Rp: (7+53)1160= 60/160= 30K-D
	β= 2 . 30 = 0.03ε V/V
\circ	60 304 70
	(ii) Aus A
	1448
	A=0 -> Av=1 - 1 - 28.57 V/V
į	
	A: 109 - Av = 109 . 28.49 V/V
	14 104. 0.035
	1311) Gan desensitivity formule:
	dA _V \ .dA
	Av 17AB A
	"LAV:) "LA G) "LA: (HAF) . "AL
	1-148 = (H 104. 0.035) . 0.5% = 175.5°


	(c) The physical mechanism might very on different type of amplifier
	However, the general cause of the lin Arop (-) fr @ fligh:
	1. Cost can't be regarded as Oc. anymore of thus 14 will: decreage
	the autput impedance, thereby reducing the amplifier you (A= 9mFo)
* . * * ***	2. gain of active components inside the amplifier decrease as f1,
	they reducing OL gan I will reduce CL gain accordingly
	3. Other parasitic losses inside the internal structure of
	amplifier
3.	(a) (i) TCp(Nep)= 1 dVrep
	Veg 3T
	(ii) Sveet - VCC 3Vref
, <u>, , , , , , , , , , , , , , , , , , ,</u>	Vref DVCC
	(b) + block diagram
· · · · · · · · · · · · · · · · · · ·	
	Act Act
<u></u>	
	Som = Nout = VBE+KY
	VI VI ENT
	1 xcreater
	-) bu TCF & Suce
	Tc= (Vae): (-)
	Tcp CVI): (1)
	when combined with proper weightings. TCF of both arrand
	repense will tend to cancel off, decreasing TCF Vedus
***	" On the other had the key point that renables there to be
***************************************	less dependent on Vcc is the pact that it is using
•••	(-) FB op-comp which will sporce V+=V- irrespective op Supply.
	IR 4 Tes will adjust their value to achieve this.
<u> </u>	
-	

	for your reference only page 7/9
3	(c) V4 = V-
	Vcc - Ip . Rz = Vcc - Ip, K1
-	$\frac{T_{R_1}}{T_{R_2}}$ $\frac{R_2}{R_1}$
	reglect Is & Ioffset > Ir, = Ir, IT=Ir, IT= Ir;
	LYL > VBE2 = VEE, + VR3
	VT In / IT2) = VT In / IT,) + IR2 . R2
	$\frac{V_{7} \ln \left(\frac{I_{72}}{I_{52}}\right) = V_{7} \ln \left(\frac{I_{71}}{I_{51}}\right) + I_{R3} \cdot R_{3}}{I_{51}}$
	YT IN (IT. Is.) = IR3. P3
	$\frac{V_{7} \ln \left(\frac{I_{7}}{I_{7}}, \frac{I_{5}}{I_{5}} \right) = I_{R_{3}} R_{3}}{\left(\frac{I_{7}}{I_{7}}, \frac{I_{5}}{I_{5}} \right)}$
	$\frac{V_{T} \ln \left(\frac{I_{R_{2}}}{I_{R_{1}}} , \frac{I_{S_{1}}}{I_{S_{2}}} \right) = \frac{I_{R_{1}} \cdot R_{3}}{I_{R_{1}}}$
<u> </u>	Ir, Iz
	$I_{P_1} = V_T \cdot h \cdot \left(\begin{array}{ccc} F_1 & I_{S_1} \end{array} \right)$
	$\frac{T_{P_1} = V_T \cdot h \cdot \left(\begin{array}{cc} P_1 & \overline{I}_{S_1} \\ \hline P_2 & \overline{I}_{S_2} \end{array} \right)}{P_3}$
	$\frac{I_{R2} = R_1 I_{R_1} = R_1 V_7 h_1 \left(\frac{R_1}{R_2} - \frac{I_{S_1}}{I_{S_2}} \right)}{R_2 R_2 R_3 \left(\frac{R_2}{R_2} - \frac{I_{S_1}}{I_{S_2}} \right)}$
	KULT VICE - VBE , + IR. R3
	= V8E, + In (P1- Is,) V7
er to	Pz Is2)
	(d) In my opinion, it is not practically appropriate since BJT with have
	buse commis & this increase the offset current of op-and I would suggest to use MSFET as the input stage of
	I would suggest to use MOSFET as the importation of
	by the assimption that Toppset>0. The higher the offset will make
	by the assimption that Toppset >0. The higher the offset will make
	our other equation deviales from the desired one).
	The amplifier can be changed to those of hybrid-type of MOSFET
	1 B) 7 (expensive, but high gain) or full MOSFE7 (cheap, but related
	low gaz)
	,

	15. 321 .45
4.	(a) Me & input transfer for the 2nd gan stage
	Ig & Current mirror to give cumut to the brasing transistor.
	also act as active had for M8
	(b) Ag = AE10 + Istg = Isto
	KVL + VDD - (-VDD)= 1.R+ VBED
	10 = 1.465k = 0.7
	I = 0.02 mA
-	I710 = I: 0.02mA
	VSEG = VBEN 7 ITg = IT10 = 0.02 m A
-	Ing = I1g = 0.02 MA
	Ins: (W) . Ing: 2. Ing: 0-09MA
	(岩)。
	Im: Im: 1ms = 0.02mA
	2
	Ima = Im3 = 1m = 0.02 mA
	Ing: Img= 0.09MA
	In6 = Imq = 0.04mA
	Sunray:
	Transister M, m2 m3 m4 m5 m6 m2 mp Tg T10
	Collect (WH) 0.05 0.05 0.05 0.05 0.04 0.04 0.04 0.05 0.05
	(c) = gain Calculation
	Au = -9m2 - ((02 // 104)
	gnz = 2. Io
	\V _{6s} -V _t \
	= 210 = \ 21m2 Mp Cox (W)
	2 10
	Melox (M)
	9m2. V2. 20 M. 15 M. 50 - 86. 6MS
	٩
	102: 1 50 .2.5 M.A.
	1m2 0.02m
	103= NA = 2.5 M_R Ay; -108.25 V/V
	In3

for your reference only

		to you referen	2 21 3			
	= stability analysis					
	as: Av. Av.: -108.25 , 500 =-54,125					
	ac(w) = 90		M = 10 KHS = 0.01 MH2			
	(Hi 22) (H	1 m (17) (m)	W2 = 1 MHz			
		ω ₃ /	M3: 100 WH3			
	aciw) = 54,	/52	(win MH2)			
	(nj w) (17 jw) (17 jw) (1°))			
•	0.01	1 100)			
	phase magn:					
	1. : 1 a c/w) = 1		·			
	54,125					
() I		2) / 10/14/22 / 10 /10				
	1 (0.0)	2) (17 (W)2) (17 (W)	3)			
	rough approx + ignore +1					
	· ·					
	54,1252= (w 12. (v)2 (w)2 (2) w: 37.83 NHZ					
	ikaten					
	(shm) w	. Sque now ret	19(14)			
	37.83	153,062	6.3536			
······································	36	94,015	0.5757			
	25	64,475	0.8355			
	2.3	54,332				
O J		2: Capproximation of				
	2. LT(jw): - (ten = (w) + ten = (w) + den = (w)					
	$(\overline{\omega}_1)^{\frac{1}{2}}$ $(\overline{\omega}_2)^{\frac{1}{2}}$					
	(fan-1 (23) + fan-1 (23) + fan-1 (23)					
	0.01					
	190.440					
	3. pedice: w=-190.44° < -180° > unstable					
	(d) High PSRR -> Supply independent					
	To make it supply independent , I will change the browing circuit to					
	bootstrap bras criticit configuration. However, the drawback of					
	this proposed design is that it will occupy larger are since it requires					
	Startup circuit & more transitions are used. It will also be more					
	expensive.	41 1001 7				



.