

EE2002

TUTORIAL 2 (with answers at the back)

1. An op-amp is connected in the noninverting amplifier configuration. A voltage source of value v_S is connected via a series resistance R_S to the v_+ terminal.
 - a) Find an expression for v_{OUT} as a function of v_S if the op-amp is ideal.
 - b) If the op-amp is nonideal and has input bias currents I_+ and I_- and input offset voltage V_{IO} , find an expression for v_{OUT} when $v_S=0$.
 - c) Combine the answers to parts (a) and (b) to find the total output when v_S is nonzero.
 - d) The feedback resistors in the amplifier are set to $25k\Omega$ and $100 k\Omega$, so that the amplifier has a gain of 5. If $I_{BIAS}=(I_++I_-)/2=100$ nA, $I_{IO}=-40$ nA, and $V_{IO}=2$ mV, what value of R_S will minimize the total dc offset component to v_{OUT} ?
2. A high-gain op-amp circuit is formed by cascading two inverting amplifiers in series. Both op-amps are connected to ± 15 V power supplies. The first stage has a gain of -20. The cascade is to be designed so that the peak output voltage of the second stage comes no closer than 1V to either power supply voltage. The cascade is built from nonideal op-amps with $V_{IO}=2$ mV and $I_{BIAS}\approx 0$, $I_{IO}=0$.
 - a) If both stages remain in the linear region, find an expression for the output voltage that includes the effect of V_{IO} . Express the gain of each stage in terms of the ratio of its resistor values. (Stage 1 gain = $-R_2/R_1$; stage 2 gain = $-R_4/R_3$.)
 - b) If v_{IN} is a sinusoid of 25mV peak magnitude, what is the maximum gain of the second stage if v_{OUT} is to remain within the specified swing limits?
3. An op-amp is connected in the inverting amplifier configuration. The gain of the amplifier is set to -50 by using $100k\Omega$ and $2 k\Omega$ resistors in the feedback circuit. The v_+ terminal is connected to ground. The op-amp is non-ideal and has parameters " $I_{BIAS}=0$; $I_{IO}=0$, $V_{IO}=0$, and slew rate= 1 V/ μ s."
 - a) If the input voltage is a 10-mV peak sinusoid, what is the maximum frequency that can be applied before the slew rate limitation is reached?
 - b) Repeat part (a) for an input voltage that consists of a 10 mV peak triangular waveform.
 - c) Sketch the output voltage versus time if the input is a 10 mV peak square wave.

40' Cp"qr/co r "lu"eqppgevf "lp"j g"pqp/kpxgtvpi "co r nht"eqphk wcvkp0"C"i ck"qh"33"ku""
 achieved 'by using 500 k Ω and 50 k Ω resistors in the feedback circuit. The signal
 source connected to the v_+ input terminal has a 50 Ω series Thevenin resistance.

- If the op-amp has an input bias current of 1 μ A, calculate the dc value of v_{OUT} when $v_{IN}=0$. Assume $I_{IO}=0$.
- Choose an additional resistor to be put in series with the input source so that dc offset found in part (a) is forced to zero.

5. An op-amp circuit with a dc gain of 400 is formed by cascading in series two inverting amplifiers with gains of -20. Both op-amps are connected to ± 15 V power supplies and have slew rates of 1V/ μ s.

- If the input is a sinusoidal voltage, what peak magnitude drives the output to its full swing range if $V_{sat-pos}=14.3$ V $V_{sat-neg}=-14$ V?
- For the input voltage found in part (a), what is the maximum frequency in hertz that the input voltage can have before slew rate limitation becomes important ?

6 .a) The op-amp in Fig. 1 has a unity-gain frequency of 1.2MHz.

- What is the closed loop BW?
- What is the closed-loop gain at 600kHz ?




Fig. 1

6 .b) The op-amp shown in Fig. 2 has a SR of 4 V/ μ S and a unity-gain frequency of 2MHz. Determine whether the amplifier will distort the input signal shown.




Fig. 2

Answers to Tutorial 2

1. (a) $\mathbf{v}_{\text{OUT}} = \left(\frac{\mathbf{R}_2 + \mathbf{R}_1}{\mathbf{R}_1} \right) \mathbf{v}_s$
 (b) $\mathbf{v}_{\text{OUT}} = \mathbf{V}_{\text{IO}} \left(1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right) + \mathbf{I}_- \mathbf{R}_2 - \mathbf{I}_+ \mathbf{R}_s \left(1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right)$
 (c) $\mathbf{v}_{\text{OUT}} = \left(1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right) (\mathbf{v}_s + \mathbf{V}_{\text{IO}} - \mathbf{I}_+ \mathbf{R}_s) + \mathbf{I}_- \mathbf{R}_2$
 (d) $\mathbf{R}_s = 55 \text{ kohm}$

2. (a)

$$\mathbf{v}_{\text{OUT1}} = -\frac{\mathbf{R}_2}{\mathbf{R}_1} \mathbf{v}_s + \mathbf{V}_{\text{IO}} \left(1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right) \#$$

$$\mathbf{v}_{\text{OUT2}} = \frac{\mathbf{R}_4}{\mathbf{R}_3} \left[\frac{\mathbf{R}_2}{\mathbf{R}_1} \mathbf{v}_s - \frac{\mathbf{R}_2}{\mathbf{R}_1} \mathbf{V}_{\text{IO}} \right] + \mathbf{V}_{\text{IO}}''$$

(b) The maximum permissible gain of the second stage is 26.

3. (a) $f_{\text{max}} = 318 \text{ kHz}$
 (b) $f \leq 500 \text{ kHz}$
4. (a) $\mathbf{V}_{\text{OUT}} = 499.45 \text{ mV}$
 (b) $\mathbf{R}_s = 45.4 \text{ kohm}$
5. (a) $\mathbf{v}_{\text{IN}} = \pm 35 \text{ mV}_p$
 (b) $f_{\text{max}} = 11.4 \text{ kHz}$
6. (a)
 (i) $\text{BWCL} = 60 \text{ kHz}$
 (ii) Closed Loop Gain (600kHz) = 2.0 V/V
 (b) No distortion will occur