

NANYANG TECHNOLOGICAL UNIVERSITY

SEMESTER 2 EXAMINATION 2013-2014

EE3019 – INTEGRATED ELECTRONICS

April / May 2014

Time Allowed: 2 hours

INSTRUCTIONS

1. This paper contains 4 questions and comprises 7 pages.
2. Answer ALL questions.
3. All questions carry equal marks.
4. This is a closed-book examination.
5. Unless specifically stated, all symbols have their usual meanings.

-
1. (a) Draw the CMOS transistor-level circuit for the following Boolean function:

$$Y = \overline{(A + B) \cdot (C \cdot D + E)}$$

$$Y = (A+B) [(C+D)+E]$$

It is given that the $\left(\frac{W}{L}\right)$ ratios of the nMOS and pMOS transistors of a matched inverter are $\left(\frac{W}{L}\right)_n = \frac{90\text{nm}}{45\text{nm}}$ and $\left(\frac{W}{L}\right)_p = \frac{225\text{nm}}{45\text{nm}}$, respectively.

Determine the $\left(\frac{W}{L}\right)$ ratio of each transistor such that the worst-case propagation delays, t_{pLH} and t_{pHL} , of the CMOS circuit are approximately equal to those of the matched inverter.

(12 Marks)

Note: Question No. 1 continues on page 2

- (b) The nMOS transistor circuit shown in Figure 1 is fabricated using a process technology for which $\mu_n C_{ox} = 50 \mu\text{A}/\text{V}^2$ and $\left(\frac{W}{L}\right)_n = \frac{90\text{nm}}{45\text{nm}}$. The V_{DD} is 5 V, $V_{in} = 1 \text{ V}$ and $C_L = 50 \text{ fF}$.

- (i) V_{out} is at 5 V initially and V_{in} is changing from V_{DD} to 0 V at $t = 0$. Identify the regions of operation for the nMOS transistor when V_{out} is at 5 V and at 2.5 V, respectively.

- (ii) Determine the propagation delay, t_{pHL} , of this circuit.




Figure 1

(10 Marks)

- (c) What is the name of the nMOS circuit shown in Figure 1? List the advantage(s) and disadvantage(s) of this circuit over a CMOS transmission gate.

low static power dissipation

(3 Marks)

*only one device is on at a time
inverts.*

2. (a) Draw the transistor-level schematic diagrams of a 3-T DRAM cell and a 6-T SRAM cell, and clearly indicate their select and data lines. List an advantage and a disadvantage of DRAM and SRAM.

(10 Marks)

- (b) Consider a 1-T DRAM cell of $V_{DD} = 5$ V. The bit-line pre-charge voltage is $0.5 V_{DD}$ and the bit-line capacitance is 0.3 pF. The voltages of the storage cell are V_{DD} for logic '1' and 0 V for logic '0', respectively. The positive voltage swing of the bit-line for a READ operation when an accessing stored data value of '1' is 0.34 V. Determine the storage capacitance of this DRAM cell.

(6 Marks)

- (c) Derive the gain equation of a negative feedback amplifier and show that if the open-loop gain, A , is very large, the overall closed-loop gain can be computed as $A_f \approx \frac{1}{\beta}$, where β is the feedback gain. List the advantages of a negative feedback amplifier.

(7 Marks)

- (d) Discuss the key requirements of the Op-amp for a practical negative feedback amplifier.

(2 Marks)

3. For the following CMOS Op-amp shown in Figure 2 on page 5, assume that:

- All the transistors are identical with ALL the design parameters being the same (including $\left(\frac{W}{L}\right)$, $|V_t|$, $|V_{GS}|$, I_B , and λ), and
- The Op-amp has a *single dominant pole*.

a) Write down the design equations for the following:

- (i) Bias resistor R_B as a function of I_B , $\left(\frac{W}{L}\right)$, and V_t .
- (ii) Low-frequency gain $\left(\frac{v_o}{v_i}\right)$. A
- (iii) -3 dB frequency. $\omega_c = \frac{1}{RC}$
- (iv) Unity-gain frequency. $\omega_o = A\omega_c$

(10 Marks)

b) Assume that the parameters for the transistors are $\mu_p C_{ox} = \mu_n C_{ox} = 100 \mu A/V^2$, $V_{tp} = -0.8 V$, $V_{tn} = 0.8 V$ and $\lambda_p = \lambda_n = 0.1 V^{-1}$. In addition, $V_{DD} = 3 V$ and $C_C = 10 pF$. Design the circuit parameters R_B , I_B , R_E , and $\left(\frac{W}{L}\right)$ to SIMULTANEOUSLY achieve the following specifications:

✓ DC Gain	$\geq 300 V/V$ ✓
✓ Unity-Gain Frequency	$\geq 100 MHz$ ✓
✓ $V_{GS} - V_t$	$\geq 0.2 V$ ✓
✓ Drain Bias Voltage V_{DI} of M_I	$2.6 V > V_{DI} > 2.0 V$ ✓
✓ Power Consumption	$< 7 mW$ ✓
✓ C_C	$10 pF$ ✓

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_t)^2; g_m = \frac{2I_D}{V_{GS} - V_t}$$

(15 Marks)

Note: Question No. 3 continues on page 5

resistor load
active load.





Figure 2

I_{B1}

4. Bode plots of the open-loop gain $A(j\omega)$ of an Op-amp are shown in Figure 3 on page 7. Consider applying the amplifier in a feedback configuration with a *feedback gain* β .

- (a) ✓ For a feedback gain $\beta = 0.01$, what are the phase margin (PM) and the gain margin (GM)? (5 Marks)
 $\rightarrow 40.13$
- (b) ✓ What *would* be the feedback gain β for the system to achieve a phase margin of 90° ? (5 Marks)
- (c) ✓ For a feedback gain $\beta = 1$ with a *narrowbanding* compensation, where should the *new dominant pole be added* to achieve a PM of 45° ? (5 Marks)
- (d) For a feedback gain $\beta = 1$ with an *improved* compensation, where should the *original first pole be moved* to achieve a PM of 45° ? (5 Marks)
- (e) For a feedback gain $\beta = 1$ with an *improved* compensation, if the original first pole is moved to 0.5 Hz, what would be the PM? (5 Marks)

Note: Question No. 4 continues on page 7

**Figure 3**


END OF PAPER

① (a) $Y = \overline{(A+B) \cdot (C \cdot D + E)}$

$= [\bar{A} \cdot \bar{B}] + [\bar{C} + \bar{D} \cdot \bar{E}] \approx \text{PMOS} \sim \text{PUN}$

$\bar{Y} = [A+B] \cdot [C \cdot D + E] \approx \text{NMOS} \sim \text{PDN}$

CMOS transistor-level circuit



Worse case, only one path, $T_{PUN} \sim \text{PMOS}$

$$\left[\frac{W}{L}\right]_{eq} = \frac{1}{\left[\frac{W}{L}\right]_A + \left[\frac{W}{L}\right]_B} = \frac{1}{\left[\frac{W}{L}\right]_C + \left[\frac{W}{L}\right]_D} = \frac{1}{\left[\frac{W}{L}\right]_C + \left[\frac{W}{L}\right]_E}$$

$$\therefore \left[\frac{W}{L}\right]_A = \left[\frac{W}{L}\right]_B = \left[\frac{W}{L}\right]_C = \left[\frac{W}{L}\right]_D = \left[\frac{W}{L}\right]_E = 2 \left[\frac{W}{L}\right]_p$$

$$= 2 \left[\frac{225\text{nm}}{45\text{nm}} \right] = \frac{450\text{nm}}{45\text{nm}}$$


Worse case, only one path, $T_{PNL} \sim \text{NMOS}$

$$\left[\frac{W}{L}\right]_{eq} = \frac{1}{\frac{1}{\left[\frac{W}{L}\right]_A} + \frac{1}{\left[\frac{W}{L}\right]_C} + \frac{1}{\left[\frac{W}{L}\right]_D}} = \frac{1}{\frac{1}{\left[\frac{W}{L}\right]_A} + \frac{1}{\left[\frac{W}{L}\right]_E}} = \frac{1}{\frac{1}{\left[\frac{W}{L}\right]_B} + \frac{1}{\left[\frac{W}{L}\right]_C} + \frac{1}{\left[\frac{W}{L}\right]_D}} = \frac{1}{\frac{1}{\left[\frac{W}{L}\right]_B} + \frac{1}{\left[\frac{W}{L}\right]_E}}$$

$$\left[\frac{W}{L}\right]_A = \left[\frac{W}{L}\right]_B = \left[\frac{W}{L}\right]_E = 2 \left[\frac{90\text{nm}}{45\text{nm}} \right] = \frac{180\text{nm}}{45\text{nm}}$$

$$\left[\frac{W}{L}\right]_C = \left[\frac{W}{L}\right]_D = \frac{360\text{nm}}{45\text{nm}}$$

① (b) $V_{DD} = 5V$ $V_{th} = 1V$ $C_L = 508F$ $[\frac{\mu_n}{\mu_p}]_1 = \frac{90nm}{45nm}$



(i) Initially, $V_{out} = 5V$

when $V_{out} = 5V$,

$$V_{GS} = V_{DD} \quad V_{DS} = V_{DD} \quad [SAT]$$

when $V_{out} = 2.5V$

$$V_{GS} = V_{DD} \quad V_{DS} = \frac{V_{DD}}{2}$$

$$V_{DS} \leq V_{GS} - V_{th} \quad [LIN]$$

(ii) $i_{o(sat)} = \frac{k_n}{2} [V_{GS} - V_{th}]^2$
 $= \frac{50 \times 10^{-6}}{2} \left[\frac{90}{45} \right] [5 - 1]^2 = 800 \mu A$

$$i_{o(sat)} = k_n [(V_{GS} - V_{th})V_{DS} - \frac{1}{2}(V_{DS})^2]$$

$$= 50 \times 10^{-6} \left[\frac{90}{45} \right] [(5 - 1)2.5 - \frac{1}{2}(2.5)^2]$$

$$= 687.5 \mu A$$

$$i_{o(avg)} = \frac{800 + 687.5}{2} = 743.75 \mu A$$


$$t_{PHL} = \frac{C \times \Delta V}{i_{avg}} = \frac{50 \times 10^{-15} \times 2.5}{743.75 \times 10^{-6}} = 16.8 ns$$

(c) 1T1C1R1 DRAM cell.


↳ refresh more frequency } Disadvantages
 ↳ More leakage

↳ smaller circuit area } Advantages
 ↳ low static power dissipation

(2) (a) 3-T DRAM



6-T SRAM

DRAM \Rightarrow Advantage \Rightarrow Smaller circuit area.Disadvantage \Rightarrow More leakage \sim charge leaks out fasterSRAM \Rightarrow Advantage \Rightarrow fastest memory, low static power dissipation.Disadvantage \Rightarrow Volatile memory \sim needs continuous power.(b) 1-T PRAM $V_{DD} = 5V$ $C_d = 0.3pF$

$$V + \Delta V = V_{dd} = V_{cs}$$

$$\Delta V = 0.34V$$


$$V_{cd} = V_{cs} = 2.5 + 0.34 = 2.84V$$

$$V_{cd} = V_{cs} = \frac{2.5 \times 0.3pF + 5 \times C_s}{0.3pF + C_s}$$

$$0.852pF + 2.84C_s = 0.75pF + 5C_s$$

$$C_s = 0.0472pF$$

(c)



$$X_i = X_s - X_f$$

$$X_o = AX_i$$

$$X_f = \beta X_o$$

$$X_o = A(X_s - \beta X_o)$$

$$= AX_s - A\beta X_o$$

$$X_o(1 + A\beta) = AX_s$$

$$A_f = \frac{X_o}{X_s} = \frac{A}{1 + A\beta}$$

$$\text{When } A = \infty$$

$$A_f \approx \frac{1}{\beta}$$

Advantages of a negative feedback amplifier

↳ Gain Sensitivity

↳ Reduced Frequency Distortion

↳ Noise Reduction

↳ Reduced Non-Linear Distortion.

(d)

Self-stabilizing system.

2 stage

Date

No.

(3) (a) (i) R_B as a function of I_B , $(\frac{W}{L})$, and V_E .

$$R_B = \frac{1}{\lambda I_D} \quad I_D = \frac{k}{2} \left[\frac{W}{L} \right] (V_{GS} - V_E)^2$$

$$= \frac{1}{\lambda \left[\frac{k}{2} \left(\frac{W}{L} \right) (V_{GS} - V_E)^2 \right]} = \frac{2}{\lambda \left[k \left(\frac{W}{L} \right) (V_{GS} - V_E)^2 \right]}$$

$$(ii) A = \frac{V_o}{V_i} = \frac{V_{o1}}{V_{in}} \times \frac{V_o}{V_{o1}}$$

$$\frac{V_{o1}}{V_{in}} = \frac{g_m R_L}{2} \quad \frac{V_o}{V_{o1}} = g_m R_L$$

$$A = \left[\frac{g_m R_L}{2} \right] [g_m R_L] = \frac{(g_m R_L)^2}{2}$$


$$(iii) \omega_1 = \frac{1}{RC}$$

$$R = \frac{R_L}{2}$$

$$C = C_C [1 + g_m R_L]$$

$$\omega_1 = \frac{1}{\frac{R_L}{2} C_C [1 + g_m R_L]}$$

$$= \frac{2}{R_L C_C [1 + g_m R_L]}$$



$$(iv) \omega_0 = A \omega_1$$

$$= \left[\frac{(g_m R_L)^2}{2} \right] \left[\frac{2}{R_L C_C [1 + g_m R_L]} \right]$$

$$= \frac{g_m}{C_C}$$

$$(b) C_C = 10 \text{ pF} \quad V_{DD} = 3 \text{ V}$$

$$P = 3 I_B V_{DD}$$

$$6.5 \text{ m} = 3 I_B (3)$$

$$I_B = 0.722 \text{ mA} \sim \text{let } I_B = 0.75 \text{ mA} \sim P = 6.75 \text{ mW. [Checked]}$$

$$g_m = \frac{2 I_D}{V_{GS} - V_E} = \frac{0.722 \times 10^{-3} \times 2}{0.2} = 7.22 \text{ mA/V} \quad V_{GS} - V_E = 0.2 \text{ V [Checked]}$$

$$\omega_0 = \frac{7.22 \times 10^{-3}}{10 \times 10^{-12}} = 722 \text{ Mrads}$$

$$f_0 = \frac{722 \times 10^6}{2\pi} = 115 \text{ MHz} \sim \text{[Checked]}$$

$$A = 300 \text{ V/V}$$

$$A = \frac{[g_m R_L]^2}{2}$$

$$R_L = \frac{\sqrt{2A}}{g_m} = \frac{\sqrt{2 \times 300}}{7.22 \times 10^{-3}}$$

$$= 3892.65 \Omega$$

$$g_m = \mu C_{ox} \left[\frac{W}{L} \right] [V_{GS} - V_{th}]$$

$$7.22 \times 10^{-3} = 100 \times 10^{-6} \left[\frac{W}{L} \right] [0.2]$$

$$\left[\frac{W}{L} \right] = 361,$$

$$I_B = 0.722 \text{ mA},$$

$$R_B = \frac{V_{o1}}{I_B} = \frac{2.3}{0.722 \times 10^{-3}}$$

$$= 3185.6 \Omega,$$

$$R_B = \frac{2}{\lambda \left[k \left(\frac{W}{L} \right) (V_{GS} - V_{th})^2 \right]}$$

$$\lambda_n = \lambda_p = 0.1 \text{ V}^{-1}$$

$$= \frac{2}{0.1 [100 \times 10^{-6} (361) (0.2)^2]}$$

$$= 13.85 \text{ k}\Omega,$$

* Take note, this is a design question. There is no exact solutions / answers. Have to meet all the specifications.

(4)

(a) $\beta = 0.01$

$$20 \log \frac{1}{\beta} = 40 \text{ dB}$$

From the graph, $GM = -20 \text{ dB}$ $GM < 1$

$$PM = -135^\circ + 180^\circ$$

$$= 45^\circ \quad PM > 0$$

Hence, system is stable.

(b) $PM = 90^\circ$

$$20 \log \frac{1}{\beta} = 60 \text{ dB}$$

$$\beta = 0.001$$

(c) $\beta = 1$, Narrow banding compensation.

$$P_0' = P_2' \frac{A_3}{A_1} = P_1 \frac{A_3}{A_1}$$

$$PM = 45^\circ$$

$$\omega_0 = \omega_z = 100 \text{ Hz}$$

$$A_3 = 1$$

$$A_1 = 80 \text{ dB}$$

$$\omega_0 = A_{wp}$$

$$= 0.0001$$

$$A = \frac{A_3}{A_1} = \frac{1}{0.0001} = 10000$$

$$\omega_p = \frac{\omega_0}{A} = \frac{100}{10000} = 0.01 \text{ Hz}$$

(d) $\beta = 1$ $P_0'' = P_2'' \frac{A_3}{A_1} = P_2 \frac{A_3}{A_1}$ Improved compensation.

$$\omega_0 = \omega_z = 10 \text{ kHz}$$

$$\omega_p = \frac{10 \text{ k}}{10000} = 1 \text{ Hz}$$

(e) $\beta = 1$, Improved compensation.

$$\omega_0 = A_{wp}$$

$$\omega_p = 0.5 \text{ Hz}$$

$$= 10000 [0.5 \text{ Hz}]$$

$$= 5 \text{ kHz}$$

$$PM = -112.5^\circ + 180^\circ$$

$$= 67.5^\circ$$