

**EE2002**  
**TUTORIAL 1** (with answers at the back)

---

- 1 Find an expression for  $v_{OUT}$  as a function of  $v_1$  and  $v_2$  in each of the op-amp circuits of Fig.T1-1 and also determine the input resistance(s) for each of the op-amp circuits. Assume op-amps used are ideal.





Fig T.1-1

2. Consider an op-amp follower (i.e. the output is connected to the negative input) powered by  $\pm 15V$  supplies. The input voltage is set to  $1V$  and the output feeds a  $100\ \Omega$  resistive load  $R_L$ . With  $R_L$  disconnected, the current  $I_p$  from  $V_{CC}$  into the op-amp equals the current  $I_N$  from the op-amp into  $V_{EE}$ . The op-amp used is assumed to be ideal.
- Draw a diagram of this circuit. Label the current  $I_p$  and  $I_N$ .
  - What is the difference between the power supply currents  $I_p$  and  $I_N$  when  $R_L$  is connected?
  - Find the additional power drawn from the power supplies when  $R_L$  is connected.
3. A high-gain op-amp circuit is formed by cascading two inverting amplifiers in series. Both op-amps are connected to  $\pm 15V$  power supplies. The first stage has gain of 20. The cascade is to be designed so that the peak output voltage of the second stage comes no closer than  $1V$  to either power supply voltage. If the input is equal to a  $25\text{-mV}$  peak sinusoid, what is the maximum permissible gain of the second stage if its output is to remain within its allowed swing limits? Assume op-amps used are ideal.

4. Find an expression for  $v_{OUT}$  in the circuit shown in Fig T1-2. Assume the op-amp used is ideal.



**Fig. T 1-2**

5. An inverting amplifier with a gain of -10 is made from a nonideal op-amp having an input offset voltage of 1mV. A sinusoidal input voltage of 0.1mV peak amplitude is applied. What are the resulting ac and dc components of the output voltage?
6. A difference amplifier with a gain of 2 is made from an op-amp with the following parameters:  $V_{IO}=2\text{mV}$  maximum;  $I_{BIAS}=100\text{nA}$ ;  $I_{IO}=0$ . If both inputs are set to zero, what is the maximum expected offset value of  $v_{OUT}$ ?

## Partial Answers to Tutorial 1

1

(a)  $V_{OUT} = 2v_1 - v_2$

$R_{in1} = \infty$

$R_{in2} = R$

(b)  $V_{OUT} = v_1 + 10 v_2$

$R_{in1} = 11R$

$R_{in2} = 11R$

(c)  $V_{OUT} = -(10v_1 + 5 v_2)$

$R_{in1} = 10R$

$R_{in2} = 20R$

(d)  $V_{OUT} = 10(v_1 - v_2)$

$R_{in1} = 110R$

$R_{in2} = 10R$

2. (b)  $I_P - I_N = 10 \text{ mA}$

(c) The additional power drawn from  $V_{CC}$  is

$\Delta P = 150 \text{ mW}$

No additional power is drawn from  $V_{EE}$ , the negative supply.

3. The maximum permissible gain of the second stage is 28.

4.  $v_{OUT} = \left( \frac{R_5 + R_4}{R_4} \right) v_{IN}$

5.  $v_{OUT} = \sum_{i=1}^2 (v_{OUT})_i = (-1 \sin \omega t + 11) \text{ mV}$

6.  $v_{OUT} = 6 \text{ mV}$

## EE2002

### TUTORIAL 2 (with answers at the back)

1. An op-amp is connected in the noninverting amplifier configuration. A voltage source of value  $v_S$  is connected via a series resistance  $R_S$  to the  $v_+$  terminal.
  - a) Find an expression for  $v_{OUT}$  as a function of  $v_S$  if the op-amp is ideal.
  - b) If the op-amp is nonideal and has input bias currents  $I_+$  and  $I_-$  and input offset voltage  $V_{IO}$ , find an expression for  $v_{OUT}$  when  $v_S=0$ .
  - c) Combine the answers to parts (a) and (b) to find the total output when  $v_S$  is nonzero.
  - d) The feedback resistors in the amplifier are set to  $25k\Omega$  and  $100 k\Omega$ , so that the amplifier has a gain of 5. If  $I_{BIAS}=(I_++I_-)/2=100$  nA,  $I_{IO}=-40$ nA, and  $V_{IO}=2$ mV, what value of  $R_S$  will minimize the total dc offset component to  $v_{OUT}$ ?
2. A high-gain op-amp circuit is formed by cascading two inverting amplifiers in series. Both op-amps are connected to  $\pm 15$ V power supplies. The first stage has a gain of -20. The cascade is to be designed so that the peak output voltage of the second stage comes no closer than 1V to either power supply voltage. The cascade is built from nonideal op-amps with  $V_{IO}=2$ mV and  $I_{BIAS}\approx 0$ ,  $I_{IO}=0$ .
  - a) If both stages remain in the linear region, find an expression for the output voltage that includes the effect of  $V_{IO}$ . Express the gain of each stage in terms of the ratio of its resistor values. (Stage 1 gain =  $-R_2/R_1$ ; stage 2 gain =  $-R_4/R_3$ .)
  - b) If  $v_{IN}$  is a sinusoid of 25mV peak magnitude, what is the maximum gain of the second stage if  $v_{OUT}$  is to remain within the specified swing limits?
3. An op-amp is connected in the inverting amplifier configuration. The gain of the amplifier is set to -50 by using  $100k\Omega$  and  $2 k\Omega$  resistors in the feedback circuit. The  $v_+$  terminal is connected to ground. The op-amp is non-ideal and has parameters " $I_{BIAS}=0$ ;  $I_{IO}=0$ ,  $V_{IO}=0$ , and slew rate= $1$ V/ $\mu$ s."
  - a) If the input voltage is a 10-mV peak sinusoid, what is the maximum frequency that can be applied before the slew rate limitation is reached?
  - b) Repeat part (a) for an input voltage that consists of a 10 mV peak triangular waveform.
  - c) Sketch the output voltage versus time if the input is a 10 mV peak square wave.

40' Cp"qr/co r "lu"eqppgevf "lp"j g"pqp/kpxgtvpi "co r nht"eqphk wcvkp0"C"i ck"qh"33"ku""  
 achieved 'by using 500 k $\Omega$  and 50 k $\Omega$  resistors in the feedback circuit. The signal  
 source connected to the  $v_+$  input terminal has a 50  $\Omega$  series Thevenin resistance.

- If the op-amp has an input bias current of 1  $\mu$ A, calculate the dc value of  $v_{OUT}$  when  $v_{IN}=0$ . Assume  $I_{IO}=0$ .
- Choose an additional resistor to be put in series with the input source so that dc offset found in part (a) is forced to zero.

5. An op-amp circuit with a dc gain of 400 is formed by cascading in series two inverting amplifiers with gains of -20. Both op-amps are connected to  $\pm 15$ V power supplies and have slew rates of 1V/ $\mu$ s.

- If the input is a sinusoidal voltage, what peak magnitude drives the output to its full swing range if  $V_{sat-pos}=14.3$  V  $V_{sat-neg}=-14$ V?
- For the input voltage found in part (a), what is the maximum frequency in hertz that the input voltage can have before slew rate limitation becomes important ?

6 .a) The op-amp in Fig. 1 has a unity-gain frequency of 1.2MHz.

- What is the closed loop BW?
- What is the closed-loop gain at 600kHz ?




Fig. 1

6 .b) The op-amp shown in Fig. 2 has a SR of 4 V/ $\mu$ S and a unity-gain frequency of 2MHz. Determine whether the amplifier will distort the input signal shown.




Fig. 2

## Answers to Tutorial 2

1. (a)  $\mathbf{v}_{\text{OUT}} = \left( \frac{\mathbf{R}_2 + \mathbf{R}_1}{\mathbf{R}_1} \right) \mathbf{v}_s$   
 (b)  $\mathbf{v}_{\text{OUT}} = \mathbf{V}_{\text{IO}} \left( 1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right) + \mathbf{I}_- \mathbf{R}_2 - \mathbf{I}_+ \mathbf{R}_s \left( 1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right)$   
 (c)  $\mathbf{v}_{\text{OUT}} = \left( 1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right) (\mathbf{v}_s + \mathbf{V}_{\text{IO}} - \mathbf{I}_+ \mathbf{R}_s) + \mathbf{I}_- \mathbf{R}_2$   
 (d)  $\mathbf{R}_s = 55 \text{ kohm}$

2. (a)  

$$\mathbf{v}_{\text{OUT1}} = -\frac{\mathbf{R}_2}{\mathbf{R}_1} \mathbf{v}_s + \mathbf{V}_{\text{IO}} \left( 1 + \frac{\mathbf{R}_2}{\mathbf{R}_1} \right) \#$$

$$\mathbf{v}_{\text{OUT2}} = \frac{\mathbf{R}_4}{\mathbf{R}_3} \left[ \frac{\mathbf{R}_2}{\mathbf{R}_1} \mathbf{v}_s - \frac{\mathbf{R}_2}{\mathbf{R}_1} \mathbf{V}_{\text{IO}} \right] + \mathbf{V}_{\text{IO}}''$$

(b) The maximum permissible gain of the second stage is 26.

3. (a)  $f_{\text{max}} = 318 \text{ kHz}$   
 (b)  $f \leq 500 \text{ kHz}$
4. (a)  $\mathbf{V}_{\text{OUT}} = 499.45 \text{ mV}$   
 (b)  $\mathbf{R}_s = 45.4 \text{ kohm}$
5. (a)  $\mathbf{v}_{\text{IN}} = \pm 35 \text{ mV}_p$   
 (b)  $f_{\text{max}} = 11.4 \text{ kHz}$
6. (a)  
 (i)  $\text{BWCL} = 60 \text{ kHz}$   
 (ii) Closed Loop Gain (600kHz) = 2.0 V/V  
 (b) No distortion will occur

## EE2002

### TUTORIAL 3 (with answers at the back)

1. The op-amp in Fig 1 has a slew rate of  $0.50\text{V}/\mu\text{S}$ . The amplifier must be capable of amplifying the following input signals:

$$v_1 = 0.01\sin(10^6 t)$$

$$v_2 = 0.05\sin(350 \times 10^3 t)$$

$$v_3 = 0.10\sin(200 \times 10^3 t)$$

$$v_4 = 0.20\sin(50 \times 10^3 t)$$

- a) Determine whether the output will be distorted due to slew-rate limitations on any input.  
b) If so, find a remedy (other than changing the input signals).




Fig. 1

- 2.a) What minimum SR is necessary for a unity-gain amplifier that must pass, without distortion, the input waveform shown in Fig 2.




Fig. 2

- 2.b) Repeat (a), if the amplifier is in a noninverting configuration with  $R_1 = 50\text{k}\Omega$  and  $R_f = 100\text{k}\Omega$ .
3. In a certain application, a signal source having  $60\text{k}\Omega$  of source resistance produces a 1-V-rms signal. The signal must be amplified to 2.5V rms and drive a  $1\text{k}\Omega$  load. Assuming that the phase of the load voltage is of no concern, design an op-amp circuit for the application.

4.a) Determine the empirical diode junction equation for a 1N4005 diode given the following voltage and current values:

$$V_{D1} = 0.6\text{V} @ I_{D1} = 2.3\text{mA}$$

$$V_{D2} = 0.8\text{V} @ I_{D2} = 245\text{mA}$$

4.b) Use the empirical diode junction equation, obtained in 4(a), to calculate the diode voltage  $V_D$  for a 1N4005 diode when the diode current is

i)  $I_D = 20\text{ mA}$

ii)  $I_D = 300\text{ mA}$

4.c) A 1N4005 diode is used in the circuit shown in Fig. 3, determine the diode voltage and current by means of successive iteration method.




Fig. 3



5. Determine the AC component of the output voltage,  $v_{OUT}$ , for the circuit in Fig. 4 when  $V_{SDC}=5V$  DC.

The data sheet for the 1N4305 diode has the following voltage and current values:

$$V_D = 0.50V \text{ at } I_D = 250\mu A$$

$$V_D = 0.70V \text{ at } I_D = 10mA$$




Fig. 4




Fig. 5

6. Find the Q points of the diodes in the circuits of Fig. 5. For forward biased diode, the diode voltage is given as 0.75V.

### Answers to Tutorial 3

1. (a) The output due to  $v_2$  and  $v_3$  will be distorted.  
 (b) There are only two remedies:
  - (i) find an amp with greater SR, a SR of at least  $0.66 \text{ V}/\mu\text{s}$
  - (ii) reduce the  $A_{CL}$  of the present amplifier to  $25 \text{ V}/\text{V}$ .
2. (a) The minimum SR is  $3.0 \text{ V}/\mu\text{s}$   
 (b) The  $(SR)_{\min} = 9 \text{ V}/\mu\text{s}$
3. Many right answers.

4. (a) The empirical junction equation for the IN4005 diode is

$$i_D \approx (1.90 \text{ nA}) e^{v_D / 42.8 \text{ mV}}$$

$$\text{or } v_D = (42.8 \text{ mV}) \ln\left(\frac{i_D}{1.90 \text{ nA}}\right)$$

- (b)
  - (i) For  $I_D = 20 \text{ mA}$ ,  $V_D = 0.692 \text{ V}$
  - (ii) For  $I_D = 300 \text{ mA}$ ,  $V_D = 0.808 \text{ V}$

$$(c) \quad V_D = 0.794 \text{ V}$$

$$I_D = 215 \text{ mA}$$


5.  $v_{OUT} = 1.24 \text{ mV}_{PP}$

6.
 


	D1	D2
(a)	-2.13V, 0A	0.75V, 0.808mA
(b)	0.75V, 0.283mA	0.75V, 0.667mA
(c)	0.75V, 0.183mA	0.75V, 0.9mA
(d)	0.75V, 0.617mA	-15.75V, 0A

## EE2002 Tutorial 4

- Plot the output,  $v_{out}$ , of the inverting integrator in Fig. 1(a) using an ideal op-amp if  $v_{in}$  is a ramp that levels off at the value  $v_{in} = 4$  V after 20 mS as in Fig 1(b). For the inverting integrator,  $R_1 = 5$  k $\Omega$  and  $C = 1$   $\mu$ F. Assume the initial output is zero and the power supply voltages for the op-amp are  $\pm 10$ V.



- Find the closed loop Gain of the negative feedback opamp circuit,  $A_{VCL} = v_o/v_i$  in Fig. 2.



3. For the circuit in Fig. 3 commonly known as an absolute value circuit, given that  $R_1, R_2$  and  $R_3$  are of the same value  $R$ , and  $R_4$  and  $R_5$  are of value  $2R$ . Determine the peak magnitude of  $v_{out}$  and also sketch the expected waveform of  $v_{out}$ , given that the sinewave input voltage,  $v_{in}$  is  $2V_{pk-pk}$  at an arbitrary frequency. The OpAmps are ideal and the diodes are treated in simple diode model with  $V_D = 0.7V$ .





Fig. 3

# Answers to Tutorial 4

1.



2.

$$\frac{V_o}{V_i} = -\frac{R_3}{R_1} \times \frac{R_5 + R_3 // R_4}{R_3 // R_4}$$

3.


$$V_{out} = |V_{in}| = \text{rippled DC output voltage with 1 V peak}$$




**Nanyang Technological University**  
**School of Electrical & Electronic Engineering**  
**E2002 Analog Electronics – Tutorial 5**

1. Identify the region of operation for the following circuits. What is the  $V_C$ ,  $V_E$ ,  $I_B$ ,  $I_C$  and  $I_E$  in each case. If active, what is the collector voltage? Assume  $|V_{BE}| = 0.7$  V and  $\beta = 100$ .

(Ans: (a) Saturation,  $V_C = 1.4$  V,  $V_E = 1.7$  V,  $I_B = 0.29$  mA,  $I_C = 0.14$  mA,  $I_E = 0.43$  mA;  
 (b) Active,  $V_C = -13.68$  V,  $V_E = -20.7$  V,  $I_B = 18.4$   $\mu$ A,  $I_C = 1.86$  mA,  $I_E = 1.86$  mA)



(a)




(b)

**Figure 1**

2. A common-emitter amplifier circuit is shown in Figure 2. Assume that the capacitors have infinite value,  $\beta = 100$ ,  $V_{CC} = V_{EE} = 15$  V,  $R_I = 750$   $\Omega$ ,  $R_1 = R_2 = 200$  k $\Omega$ ,  $R_L = 100$  k $\Omega$ ,  $R_E = 280$  k $\Omega$ , and  $R_C = 100$  k $\Omega$ . Calculate the DC operating point of the amplifier.  
 (Ans:  $I_C = 50$   $\mu$ A,  $V_{EC} = 10.86$  V).

Calculate the dc power dissipation in each element in the amplifier circuit. Compare the result to the total power delivered by the sources.

(Ans:  $P_{R1} = 1.125$  mW,  $P_{R2} = 1.125$  mW,  $P_{Rc} = 0.25$  mW,  $P_{RE} = 0.71$  mW,  $P_{BJT} = 0.54$  mW.  $P_S = 3.76$  mW)




**Figure 2**

**Nanyang Technological University**  
**School of Electrical & Electronic Engineering**  
**E2002 Analog Electronics – Tutorial 6**

- The DC operating point of the common-emitter amplifier in Figure 1 has been calculated in Question 2 of Tutorial 5 to be  $I_C = 50 \mu A$  and  $V_{EC} = 10.86 V$ . The pnp transistor  $Q_1$  has  $\beta = 100$  and  $V_A = 75V$ . Assume that the capacitors have infinite value, what are the voltage gain, input resistance, output resistance and current gain if  $V_{CC} = V_{EE} = 15 V$ ,  $R_I = 750 \Omega$ ,  $R_1 = R_2 = 200 k\Omega$ ,  $R_L = 100 k\Omega$ ,  $R_C = 100 k\Omega$ ,  $R_{E1} = 30 k\Omega$  and  $R_{E2} = 250 k\Omega$ .  
 (Ans:  $A_v = -1.62$ ,  $R_{in} = 96.86 k\Omega$ ,  $R_{out} \approx 100 k\Omega$ ,  $A_i = -1.58$  ).

What is the amplitude of the largest ac signal that can appear at the output that satisfies the small-signal limit?


(Ans: 505.12 mV)



**Figure 1**

- For the single stage amplifier in the Figure 2, find the mid-band voltage gain, input resistance and output resistance of this amplifier. What is the input signal range for this amplifier? Use  $\beta = 100$ ,  $V_A = 70V$  for the BJT transistors.  
 (Ans:  $A_v = -8.94$ ,  $R_{in} = 7.18 k\Omega$ ,  $R_{out} = 1.67 k\Omega$ ,  $v_i \leq 11.96 mV$ )






**Figure 2**

**Nanyang Technological University**  
**School of Electrical & Electronic Engineering**  
**E2002 Analog Electronics – Tutorial 7**


- Check if the region of operation for the following circuits. Determine the operating point if it is in saturation. Assume  $\lambda = 0$ ,  $V_{TN} = 1$  V and  $K_n = 0.5$  mA/V<sup>2</sup> for NMOS and  $V_{TP} = -1$  V and  $K_p = 250$   $\mu$ A/V<sup>2</sup> for PMOS.

(Ans: (a) Saturation region,  $V_{DS} = 16.28$  V,  $I_D = 3.43$  mA; (b) triode region)



**Figure 1**

- Draw the DC equivalent circuit for the common drain amplifier of Figure 2. Assume that the capacitors have infinite value,  $K_n = 1$  mA/V<sup>2</sup>,  $V_{TN} = 1$  V,  $R_I = 100$   $\Omega$ ,  $R_1 = 1.2$  M $\Omega$ ,  $R_2 = 910$  k $\Omega$ ,  $R_L = 250$   $\Omega$ ,  $R_S = 3$  k $\Omega$  and  $V_{DD} = 15$  V, calculate the DC operating point of the amplifier.  
 (Ans:  $I_D = 1.87$  mA,  $V_{DS} = 9.39$  V).



**Figure 2**


**Nanyang Technological University**  
**School of Electrical & Electronic Engineering**  
**E2002 Analog Electronics – Tutorial 8**

- The DC operating point of the common-drain amplifier in Figure 1 has been calculated in Question 2 of Tutorial 7 to be  $I_D = 1.87 \text{ mA}$  and  $V_{DS} = 9.39 \text{ V}$ . The  $n$ -MOS transistor  $M_1$  has  $K_n = 1 \text{ mA/V}^2$ ,  $V_{TN} = 1 \text{ V}$  and  $\lambda = 0.02 \text{ V}^{-1}$ . Assume that the capacitors have infinite value,  $R_I = 100 \Omega$ ,  $R_1 = 1.2 \text{ M}\Omega$ ,  $R_2 = 910 \text{ k}\Omega$ ,  $R_S = 3 \text{ k}\Omega$ ,  $R_L = 250 \Omega$  and  $V_{DD} = 15 \text{ V}$ , calculate the voltage gain, input resistance and output resistance of the amplifier.

(Ans:  $A_v = 0.31$ ,  $R_{in} = 517.54 \text{ k}\Omega$ ,  $R_{out} = 434.6 \Omega$ )

What is the maximum input signal amplitude for small signal operation?


(Ans:  $556.52 \text{ mV}$ )



**Figure 1**


- What are the voltage gain, input resistance and output resistance for the amplifier in Figure 2. if  $R_I = 250 \Omega$ ,  $R_S = 68 \text{ k}\Omega$ ,  $R_L = 200 \text{ k}\Omega$ ,  $R_D = 43 \text{ k}\Omega$  and  $V_{DD} = V_{SS} = 15 \text{ V}$ ? What is the maximum input signal for the amplifier that satisfies the small-signal limit? Use  $K_p = 200 \mu\text{A/V}^2$  and  $V_{TP} = -1 \text{ V}$  for your calculation.

(Ans:  $A_v = 8.98$ ,  $R_{in} = 3.47 \text{ k}\Omega$ ,  $R_{out} = 43 \text{ k}\Omega$ ,  $v_i \leq 0.292 \text{ V}$ )



**Figure 2**

3. The gate resistor  $R_G$  in Figure 3 is said to be “bootstrapped” by the action of the source follower.
- a. Assume that the MOSFET is operating with  $g_m = 3.54 \text{ mS}$  and  $r_o$  can be neglected. Draw the small signal model and find the voltage gain, input resistance and output resistance for the amplifier if  $R_G = 1 \text{ M}\Omega$ ,  $R_S = 2 \text{ k}\Omega$ ,  $R_L = 100 \text{ k}\Omega$  and  $V_{DD} = V_{SS} = 10 \text{ V}$ .  
(Ans:  $A_v = 0.874$ ,  $R_{in} = 7.94 \text{ M}\Omega$ ,  $R_{out} = 247 \Omega$ )
- b. What would  $R_{in}$  be if  $A_v$  were exactly +1?  
(Ans:  $\infty$ )



**Figure 3**

**Nanyang Technological University**  
**School of Electrical & Electronic Engineering**  
**EE2002 Analog Electronics**

**Tutorial 9**


1. An amplifier has a transfer function:

$$T(s) = \frac{10^{12} s^2}{(s + 10)(s + 10^3)(s + 10^6)}$$

Sketch the Bode magnitude plot for the gain response. Use the plot to estimate the values for the amplifier gain at  $10^3$  rad/s and  $10^6$  rad/s respectively. What should be the actual values of the gain at these frequencies? Determine the bandwidth of the response.

(Ans: 120 dB, 120 dB, 117 dB,  $0.999 \times 10^6$  rad/s)

2. Using the following catalog of filters at your disposal:




**Figure 1**

Design a filter cascade (e.g. Active HPF + Active LPF + Passive HPF) that will implement the transfer function  $T(s)$  in Question 1.

Use resistance values from  $1\Omega$  -  $1G\Omega$ , and capacitance values from  $1pF$  –  $1mF$ .

Run a .AC simulation in LTspice using an ideal Opamp (set  $Aol=GBW=1000G$ ), to verify if the Bode plot matches with your answer to Question 1.



(Many correct answers)


In practice, why might a cascade of two (Active HPF + Active LPF) filters be preferred over a single (Active HPF+LPF) filter?

(Ans: a single Opamp in this case will require larger GBW product)

**Nanyang Technological University**  
**School of Electrical & Electronic Engineering**  
**EE2002 Analog Electronics**

**Tutorial 10**

1. In the AC model of the common-base circuit shown in Figure 1, the transistor  $Q_1$  has  $\beta = 100$ ,  $V_A = \infty$ ,  $C_\mu = 1\text{pF}$  and  $C_\pi = 10\text{pF}$ . AC coupling capacitors  $C_{c1} = C_{c2} = 1\mu\text{F}$ . Assume  $V_T = 25\text{ mV}$  and DC collector current  $I_C = 0.5\text{ mA}$ . Using the OCTC and SCTC methods, determine the upper and lower 3-dB frequency of the amplifier,  $\omega_H$  and  $\omega_L$  respectively, and hence the amplifier bandwidth.



**Figure 1**

(Ans:  $\omega_H = 813\text{ Mrad/s}$ ;  $\omega_L = 10.5\text{ krad/s}$ ;  $BW = \omega_H - \omega_L = 813\text{ Mrad/s}$ )

2. Using the short-circuit time constant method, determine the lower -3dB frequency ( $\omega_L$ ) for the amplifier circuit shown in Figure 2. M2 is a PMOS while M1 is a NMOS. A signal source  $v_s$  with a series resistance  $R_S = 1\text{ M}\Omega$  is connected to the input at G through a coupling capacitor  $C_1 = 1\mu\text{F}$ , while a load resistor  $R_L = 10\text{ k}\Omega$  is connected to the output at D through a coupling capacitor  $C_2 = 1\mu\text{F}$ . The resistance  $R_I = 5\text{ M}\Omega$ . For the transistors  $M_1$  and  $M_2$ ,  $\mu_n C_{ox1}(W_1/L_1) = \mu_p C_{ox2}(W_2/L_2) = 50\text{ }\mu\text{A/V}^2$ ,  $|V_{TP}| = V_{TN} = 2\text{V}$ , and  $\lambda = 0.005\text{ V}^{-1}$ .

Ans:  $34.9\text{ rad/s}$




Figure 2