

**NANYANG TECHNOLOGICAL UNIVERSITY SCHOOL OF
ELECTRICAL & ELECTRONIC ENGINEERING**

**ACADEMIC YEAR 2020-2021
SEMESTER 2**

EE3019 INTEGRATED ELECTRONICS

TUTORIAL 3

1. Consider a CMOS inverter fabricated in a $0.25\mu\text{m}$ process as depicted in Figure 3.1. Based on the parameters given below, calculate the dynamic power dissipation of inverter 1 when the inverter is clocked at 500MHz:

*n*MOS: $C_{gsn}=0.7875\text{ fF}$, $C_{gdn}=0.1125\text{ fF}$, $C_{sbn}=1\text{ fF}$, $C_{dbn}=1\text{ fF}$,
*p*MOS: $C_{gsp}=2.3625\text{ fF}$, $C_{gdp}=0.3375\text{ fF}$, $C_{sbp}=1\text{ fF}$, $C_{dbp}=1\text{ fF}$,
 Interconnect capacitance: $C_{int}=0.2\text{ fF}$, Supply Voltage, $V_{DD}=2.5\text{V}$




Figure 3.1

[Answer: $19.5\text{ }\mu\text{W}$]

2. Consider the logic gate given in Figure 3.2.
 - (a) What is the logic function implemented by this CMOS transistor network?
 - (b) Label the sizes of *n*MOS and *p*MOS devices such that the gate has the same drive as the inverter with $W_n=0.25\text{ }\mu\text{m}$ and $W_p=0.5\text{ }\mu\text{m}$.




Figure 3.2

3. The transmission gate of Figure 3.2(a) and 3.2(b) is fabricated using a CMOS process technology for which $\mu_n C_{ox} = 50 \mu\text{A}/\text{V}^2$ and $\mu_p C_{ox} = 20 \mu\text{A}/\text{V}^2$. $V_{tn} = |V_{tp}|$, $V_{t0} = 1 \text{ V}$, $\gamma = 0.5 \text{ V}^{1/2}$, $2\phi_f = 0.6 \text{ V}$, and $V_{DD} = 5 \text{ V}$. Let Q_N and Q_P be the minimum size possible with this process, $(W/L)_n = (W/L)_p = 4 \mu\text{m}/2 \mu\text{m}$. The total capacitance at the output node is 70 fF .

- (a) Find $i_{DN(0)}$, $i_{DP(0)}$, $i_{DN(t_{PLH})}$, $i_{DP(t_{PLH})}$, and t_{PLH} for Figure 3.3(a).
 (b) Find $i_{DN(0)}$, $i_{DP(0)}$, $i_{DN(t_{PHL})}$, $i_{DP(t_{PHL})}$, and t_{PHL} for Figure 3.3(b). At what value of v_o will Q_P turn off?
 (c) Find t_p .




Figure 3.3

[Answer: 0.24ns, 0.19ns, 1.6V, 0.215ns]