




EE3019 – Integrated Electronics

Semiconductor Memory

Learning Objectives

By the end of this lesson, you should be able to:

- Discuss the different types of semiconductor memories and memory array organisation.
- Discuss the read, write and refresh operations of Dynamic Random Access Memory (DRAM).
- Explain the read and write operations of Static Random Access Memory (SRAM).
- Explain the operation of Read-only Memory (ROM) and the different types of implementation.
- Discuss the operation of Row and Column decoders.
- Calculate the row access time of a memory array.






Overview of Semiconductor Memory Types Area (cost) ↓ Speed 1 ← Portability Power dissipation ↓ Semiconductor memory Read-only Memory (ROM) Read/Write (R/W) Memory or Random Access Memory (RAM) (Non-volatile) Mask (Fuse) ROM Programmable ROM (PROM) Dynamic RAM (DRAM) Static RAM (SRAM) ←○ Erasable PROM (EPROM) Through **UV** light Electrically Erasable Volatile: Changeable PROM (E²PROM) Flash Memory Ferroelectric RAM (FRAM)

Basic Definitions

Memory Location: A set of cells for storing 1 word.





Comments



Each memory cell must be uniquely identified, or addressed.

Memory size is based on power of 2.

$$1m = 2^{20}$$
, $1G = 2^{30}$


For example, 1 K =
$$2^{10}$$
, 4 K = 4 x 2^{10} , 16 K = 16 x 2^{10} , 64 K = 64 x 2^{10}

 $1T = 2^{40}$

$$1P = 2^{50}$$





Memory ICs usually increase in terms of 2².



Most current-art fabrication process is used to make memory, especially DRAMs. This is because the basic DRAM memory cell is a minimum dimensioned transistor.

Conceptual Memory Array Organisation





Analysis

The arrays are encircled by address decoding logic and interface circuitry to external signals.


If organised as a single row – require 14 – to – 16,384 decoder. This decoder is very complex and probably more complex than memory array.

The memory is arranged as arrays of single-bit storage cells.

The memory array is usually square (m=n) to minimise external decoding circuitry. Consider a memory containing 16K 1-bit storage; 16K = 2^{14} .

2⁴ x 2¹⁰ A₁₃, A₁₂, A₁₁.... A₀

If organised as a 128×128 square – require 2×7 – to – 128 decoder, one decoder for row and the other for column. This decoder is substantially simpler and is therefore the practice.




Analysis


Addressing memory:


- Row Address enables all cells along the selected row, contents of these cells become available along column lines. In circuit terms, the selected row line goes to high (logic "1").
- Column Address is used to select the particular column containing the desired data bit. This data bit is ultimately routed to drive the output pin. In circuit terms, the selected column becomes an electrical path for the data to flow.

In most cases, n = 8 bits are output simultaneously – data from n columns are selected and gated to n output pins.




Typical Configuration of DRAM Chip (1 GB SDRAM Chip)






(Source: Figure 2, K. Toshiaki et al., "A 390-mm², 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture," *IEEE J. Solid-State Circuits*, vol. 34, no. 11, pp. 1580–1588, November 1999.)

Dynamic Random Access Memory (DRAM)



Capacity x Word size





Row


4 Banks

A 256-Mb synchronous DRAM

Various Structures of the One-transistor DRAM Cell







(Source (b): Figure 1, S. Crowder et al., "Integration of trench DRAM into a high-performance 0.18 μ m logic technology with copper BEOL, IEDM (International Electron Devices Meeting) '98, pp. 1017–1020, 1998.)


Concept of DRAMs

DRAM stores its bit of information as charge on the cell capacitor.

The gate of the transistor is connected to the word line, and its source (drain) is connected to the bit line.

When storing a 1, the capacitor is charged to $V_{\rm DD} - V_{\rm to.}$

When storing a 0, the capacitor is discharged to 0 V.





nMOS

Refresh of DRAM

- Charge leakage, cell must be refreshed periodically.
 - During *refresh*, cell content is *read* and data is *rewritten*, *restoring* the capacitor voltage to its proper value.
- **Read** or **Write** operation will result in refreshing all cells in selected row.
- **Refresh cycle**: time taken to refresh 1 rows of DRAM cells, \sim 100 ns.
- **Refresh period**: time interval between refresh cycles, ~1 ms.
 - Provision must be made for periodic refreshing of the entire memory every 5 ms to 10 ms.
 - During *Refresh*, the chip will not be available for *Read* or *Write* operations.
 - **Refresh** typically takes up <2% and memory chip is available for normal operation >98% of the time.


Various Configuration of DRAM Cell








Various Configuration of DRAM Cell







1-T DRAM Cell





Typical one-transistor (1-T) DRAM cell with its access lines.





1-T DRAM Cell – Sense Amplifier






Memory structure of one-transistor DRAM cell array with control circuits, where half- V_{DD} sensing, folded bit line, and shared sense amplifier architectures are incorporated.


1-T DRAM Cell

Assume that: C_d is the data line capacitance = 0.5 pF, C_s is the memory cell capacitance = 0.04 pF, and

$$V_{C_d|(t=0)} = 0.5V_{DD} = 2.5 \text{ V}$$
 $V_{DD} + \Delta V$
 $V_{C_S|(t=0)} = V_{DD} = 5 \text{ V}$ $2.5 \text{ V} + 0.185 \text{ V}$
 $V_{C_d} = V_{C_S} = \frac{2.5 \times 0.5 + 5 \times 0.04}{0.54} \text{ V} = 2.685 \text{ V}$

Determine the voltage across C_d and C_s after the switch is closed. This is the final voltage of the memory cell that is output. The content of the memory cell is logic '1'.






Example

Static RAM


Changeable

- SRAM is a volatile memory (i.e. it needs continuous power).
- It is the fastest memory, e.g. used as cache in PCs.
- Each cell contains two inverters. Each cell design is basically two cross coupled inverters.
 (Latch)
- Old SRAM cell design was based on NMOS (with depletion load device). Some design uses
 polysilicon resistor load devices (to reduce the cell size).
- Most SRAM are now CMOS with PMOS load transistor. Since CMOS inverters have low static power dissipation.
- Each CMOS SRAM cell comprises six transistors(6T SRAM)








CMOS SRAM Cell




CMOS SRAM Cell Design Strategy









16-bit SRAM




SRAM – READ Operation





SRAM – WRITE Operation




$$V_1 < V_{tn2} \Rightarrow \frac{\left(\frac{W}{L}\right)_{M5}}{\left(\frac{W}{L}\right)_{M3}} < \frac{\mu_n}{\mu_p} \cdot \frac{2(V_{DD} - 1.5V_{tn})V_{tn}}{\left(V_{DD} + 2V_{tp}\right)^2}$$

Referring to points 1 and 2, Voltage levels in the SRAM cell at the beginning of the "write" operation.




Read Only Memory (ROM)



(Transistors in Series)


NAND Implementation


"Active Low"




| C_1 | C_2 | C_3 | C ₄ |
|-------|-------|-------|----------------|
| 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |


NOR ROM Array (Active High)





4-bit x 4-bit NOR ROM Array






Row Decoder

(NOR based) logic '1' to select a row.

Addressing a row


| A_1 | A_2 | R_1 | R_2 | R_3 | R_4 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |








Row Decoder – NOR Array

Active high Logic '1' to select a row.











Implementation


NAND Implementation


Row decoder and the ROM array as:

- (a) two adjacent NOR planes and
- (b) two adjacent NAND planes.












Column Decoder






Column Decoder for 8-bit Lines


3 to 8 Tree decoder





Row Access Time

Example




Row Access Time


A ROM array has 7 row address bits and 8 column address bits. Find the propagation delay associated with the row decoder circuit. Given that, $C_{ox} = 0.347 \,\mu\text{F/cm}^2$, $\mu_n C_{ox} = 20 \,\mu\text{A/V}^2$ and Poly sheet resistance = 20

Solution: 2 μm x 1.5 μm

 $C_{row} = C_{ox}.W.L = 10.4 \text{fF/bit}$


 R_{row} =(#of square) × (Polysheet resistance)= 60 Ω /bit






Example Contd.







Row Access Time


By neglecting the signal propagation delay associated with the row address decoder circuit and assuming that the row line is driven by an ideal step voltage waveform, the row access time can be approximated as:

By empirical (experiment)


Where $t_{Row} \approx 0.38$. R_T . $C_T = 15.53$ ns

$$R_T = \sum_{\substack{\text{all col} \\ 256}} R_i = 15.36 \,\text{k}\Omega$$

$$C_T = \sum_{\text{all col}} C_i = 2.66 \text{ pF}$$



Example Contd.



Summary

Here are the key takeaways from this lesson.

- There are two different types of semiconductor memory, RAM and ROM. There are two types of RAMs, DRAM and SRAM.
- Read, write and refresh are the various operations of DRAM.
 - Read and write are the various operations of SRAM.
- Read is the only operation for ROM.
 - Row and Column decoders are used to decode the address to a selected row and column.
 - There are two types of implementation, NAND and NOR based implementations.
 - Row access time is the propagation delay from the first column to the last column of each row of the memory array.

Thank You

Semiconductor Memories

