### NANYANG TECHNOLOGICAL UNIVERSITY

#### SEMESTER 1 EXAMINATION 2019-2020

#### **EE3019 - INTEGRATED ELECTRONICS**

November / December 2019

Time Allowed: 2 hours

## **INSTRUCTIONS**

- 1. This paper contains 4 questions and comprises 4 pages.
- 2. Answer all 4 questions.
- 3. All questions carry equal Marks.
- 4. This is a closed book examination.
- 5. Unless specifically stated, all symbols have their usual meanings.
- 1. The parameters of the pMOS and nMOS transistors are given below:

pMOS 
$$V_{tp} = -0.6 \text{ V}$$
  $\mu_p C_{ox} = 100 \text{ } \mu\text{A/V}^2$   $(W/L)_p = 5$   
nMOS  $V_{tp} = 0.6 \text{ V}$   $\mu_p C_{ox} = 250 \text{ } \mu\text{A/V}^2$   $(W/L)_p = 2$ 

(a) When a 2-input NAND (NAND2) is designed using the given device parameters, determine the switching threshold of the 2-input NAND gate. Use equivalent device sizes when calculating. Assume that the supply voltage is 1.5 V.

(5 Marks)

(b) Determine the propagation delays  $(\tau_{PH,L} \text{ and } \tau_{PLH})$  when the 2-input NAND gate designed in part(a) drives 1pF. Assume that all the input signals switch at the same time with zero rise and fall times.

(10 Marks)

(c) Explain how to make  $\tau_{PHL}$  and  $\tau_{PLH}$  of the above 2-input NAND gate in part(b) identical.


(5 Marks)

Note: Question No. 1 continues on page 2.

(d) When a transmission gate is designed using the given device parameters, calculate the on-resistance of the transmission gate when the output is at 0 V and 1.5 V. Assume that the input signal is 1.5 V and the supply voltage is 1.5 V.


(5 Marks)

(a) A CMOS logic circuit is shown in Figure 1. Determine the equivalent width of the
pull-down network using both best and worst case scenarios. Assume that the width
of the nMOS transistors is W. Explain how to increase the switching threshold of
the logic circuit.



(5 Marks)

(b) A DRAM cell is shown in Figure 2. Calculate the voltage swing at the bit line when the voltage stored in the cell capacitor (30 fF) is 0 V and 5 V. Each DRAM cell has the parasitic capacitance of 10 fF on the bit line, and the number of DRAM cells on the bit line is 512. Assume that the bit line is pre-charged to 2.5 V.



(5 Marks)

Note: Question No. 2 continues on page 3.

(c) A negative-feedback amplifier is shown in Figure 3. Assume that A = 1000,  $R_1 = 1 \text{ k}\Omega$ ,  $R_2 = 2 \text{ k}\Omega$ ,  $R_3 = 3 \text{ k}\Omega$ , and  $R_L = 4 \text{ k}\Omega$ .




Figure 3

(i) Calculate the feedback factor β.

(5 Marks)

(ii) Derive the closed-loop gain  $(A_f)$  equation.

(5 Marks)

(iii) When A decreases by 30%, determine the corresponding decrease in  $A_f$  in percentage (%).

(5 Marks)

- 3. Figure 4 on page 4 shows the voltage-reference circuits. The dynamic small-signal resistance of each Zener diode  $r_z = 100 \Omega$ .
  - (a) Find the DC output voltage of each circuit.

(8 Marks)

(b) Draw the small-signal equivalent circuit and derive an expression for the output impedance  $Z_o$  of each circuit.

(10 Marks)

(c) Comment on the advantages and disadvantages of the voltage-reference circuits.

(7 Marks)

Note: Question No. 3 continues on page 4.




Figure 4

- 4. Given three MOSFETs with channel lengths of 10  $\mu$ m, channel widths of 100  $\mu$ m, threshold voltage of 1 V, early voltage of 100 V and  $\mu_n C_{ox} = 20 \,\mu$ A/V², it is required to design the circuit for a Wilson MOSFET constant current source to obtain an output of 100  $\mu$ A with a power supply  $V_{DD} = 10 \,\text{V}$ .
  - (a) Draw the schematic of the Wilson MOSFET constant current source. (5 Marks)
  - (b) What is the lowest possible value of the output voltage? (10 Marks)
  - (c) Find the change in output current resulting from a 3-V change in the output voltage.

    (10 Marks)

END OF PAPER

# EE 3019 NOVEMBER (DECEMBER 2019).

$$\begin{aligned} & \text{Fright} = \frac{1}{2} \left( \text{Floor} + \text{Flosoff} \right) \\ & \text{of losh} \to \text{VGS} = 1.5 \, \text{V} \\ & \text{VOS} = \text{VOH} = 1.5 \, \text{V} \to \text{VPS} > \text{VGS} - \text{VFN} \to \text{Soft Portion} \\ & \text{QH} \text{ VSOFO} \to \text{VGS} = 1.5 \, \text{V} \\ & \text{VOS} = \frac{1}{2} \text{VOH} = 0.75 \, \text{V} \to \text{VPS} < \text{VGS} - \text{VFN} \to \text{Linear} \\ & \text{Ilvor} = \frac{\text{MinCox}}{2} \left( \frac{\text{VK}}{\text{Neg}} \right)_{\text{Neg}} \left( \frac{\text{VGS} - \text{VFN}}{2} \right)^2 = \frac{250 \, 10^{-6}}{2} \left( 1 \right) \left( 1.5 - 0.6 \right)^2 = 1.0125 \, 10^{-4} \, \text{A} \, . \end{aligned}$$

$$& \text{Ilvor} = \frac{\text{MinCox}}{2} \left( \frac{\text{VK}}{\text{Neg}} \right)_{\text{Neg}} \left( \frac{\text{VGS} - \text{VFN}}{\text{VOS}} \right)_{\text{VOS}} - \frac{\text{Vos}^2}{2} \right) \\ & = 250 \, 10^{-6} \, (1) \left( \left( 1.5 - 0.6 \right) \left( 0.75 \right) - 0.75^2 \right) = 9.84375 \, 10^{-5} \, \text{A} \, . \end{aligned}$$

$$& \text{Tang lift} = 9.984 \, 10^{-5} \, \text{A} \, .$$

$$& \text{Tang lift} = \frac{10^{-15} \, 0.75}{16.3964} = 3.511 \, 10^{-12} \, \text{eV}.$$

Tour to pros popular tout as t from Vol to V50% at vol + Usq = 1,5 V Usp = 1,5 V -> Vsp > Usq - |Vxp| -> saturation at User - Use = 1,5V Uso = 1,5-0.75 = 0.75V -> Use < Use - | Upp | -> lonear I how = Melox (W) = (Vas-Vte)2 = 100 100 (10) (-1.5 + 0.6)2 = 4.05 104A. I | USON = MPCOX (W) KED ((MBS-NCB)NBS - NDS 2) = 100 10-6 (10) ((-1.5+0.6)(-0.75) - (-0.75)") = 3.9375 10-4 A. Inglus = 3,99375 10-4A. TOLH = 10-15 6.75 = 1,8779 10-12 511.

```
COUNT = COME -0 PAUGICH = FANGING -> { [ I VOL+ [VSOE) = } ( [VOL+ IVSOE)
       (c)
                         MpGx (W()pay ( { 2(-1,5+0,6)2 + ((-1,5+0,6)(-0.75)-(-0.75)2)
                                                                                   = Mn(ox (W)) ( 1/2 (1.5-0.6)2+ ((1.5-0.6)(0.75) - 6.752)
                                                       mager (th), eq = more (th), eq
                               for tent=tent = (UK)pea = MnCox = 256 = 2.5
                                         now = (VK) pag = 10, so used to decrease we or mensors wn.
                                           byggod

The vort

Your from 0 to 1.5V & vout & vin for pinos, source at vin side

VG=1.5V

Vout from 0 to 1.5V & vout & vin for pinos, source at vin side
                                                                          (W) nag
V_{OM} = \frac{00}{2}
V_{O
                                                pmos usq = 1.5 V usp = 1.5 V - sorturation
                                                                              Inp = 100 10-6 (5) (1.5-0.6) = 2.025 10-4 A.
                                                                 R = Vim - Vout = 3703. 7 St 11.
                           vout = 45 V
                                                      NMOS NGS = OV > CUTOFF TO ION =0
                                                       pmos USG = 1.5V VSO = 0V -> IOP = 0.
                                                                                                                            R= 60 %
```

worst case = C, E, F on or A, O, F on or B, D, F on.

increase switching threshold - by decreasing honos width. or rycrease pmos width.

((i) south 
$$x_s - x_s = x_s - x_s = x_s - x_s = x_s =$$

$$\frac{dAf}{Af} = \frac{1}{1+\frac{1000}{9}}(-30\%) = -0.267\% f.$$

left = Vo= SV 0194+ = 6= 5-0-7 = 4.3 V 1.

right. 
$$I_E = 5 \frac{-0.7}{1K} = 4.3 \cdot 10^{-3} A$$
  $I_C = \frac{100}{101} I_E = 4.257 \cdot 10^{-3} A$ .

$$\frac{\text{RCL at node } E}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{is} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{is} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{ix} + \text{is} + \text{is} = 0}{\text{ix} - \text{ix} + \text{ix} + \text{is} = 0}$$

$$\frac{\text{ix} - \text{ix} + \text{ix} +$$

Advantage = gruing stable voltage even when supply voltage aldareno et

presiduantage a output vallage slightly changes due to ex -> low afficiency for hany load courputs, because it load corrent is large, there will be considerable power loss in the series " (imiting resolance.

6) vow so dearsistors in sort-varieon.

$$W_{i} = 10$$
 $V_{i} = 10$ 
 $V_{i} = 10$ 
 $V_{i} = 10$ 
 $V_{i} = 100$ 
 $V_{i} = 100$ 

(c)
$$Root \approx (g_{m_2} f_{02}) f_{03}$$

$$g_{m_2} = 2 \cdot 10^{-4} f_{02}, \quad f_{02} = 1 \text{ Mg.} \quad f_{03} = 174 \text{ R.}$$

$$Root = 2 \cdot 10^{6} \text{ R.}$$

$$AI = \frac{3}{20} = 1.5 \cdot 10^{-6} \text{ A.}$$

TIES An questions have similar difficulty level is digital part is "easier" but very tedious to analog part is "harder" but can be solved quickly once you get it.

Avalog questions parteen charge every exp. It depends on your parts arrangement (free which part has been in quit, etc.). for digital, you the expert the questions to be similar to fyp (TOHL, TOLH, "TH, (W) OR, transmission gate, if sedback) Peurse your tutorial & very useful, especially for digital part since I think there is not much vortations for digital questions.

Vout ? 4-1 = 3 1/1.

