

**NANYANG TECHNOLOGICAL UNIVERSITY****SEMESTER 1 EXAMINATION 2020-2021****EE3019 - INTEGRATED ELECTRONICS**


November / December 2020

Time Allowed: 2 hours

**INSTRUCTIONS**

1. This paper contains 4 questions and comprises 7 pages.
2. Answer all 4 questions.
3. All questions carry equal marks.
4. This is a closed book examination.
5. Unless specifically stated, all symbols have their usual meanings.
6. A list of Formulae is provided in the Appendix A on page 7.


1. (a) The pMOS pass-transistor circuit is depicted in Figure 1. Assume that  $\mu_p C_{ox} = -50 \mu\text{A}/\text{V}^2$ ,  $\left(\frac{W}{L}\right)_p = \frac{56\text{nm}}{28\text{nm}}$ ,  $V_{DD} = 1.2 \text{ V}$ ,  $V_{tp} = -0.47 \text{ V}$ ,  $C_L = 25 \text{ fF}$  and  $v_{out}$  changes from 0 V to 1.2 V.
  - (i) Identify the regions of operation and determine the drain current,  $i_{DP}$ , of the pMOS transistor when  $v_{out} = 0 \text{ V}$  and  $v_{out} = 0.6 \text{ V}$ .
  - (ii) Determine the propagation delay,  $t_{pLH}$ , of the circuit.

**Figure 1**

(11 Marks)

Note: Question No. 1 continues on page 2.

- (b) The pull-up network of a CMOS logic circuit is depicted in Figure 2.
- Complete the CMOS logic circuit by designing the corresponding pull-down network. Derive the logic function of the circuit.
  - Assume that the  $\left(\frac{W}{L}\right)$  ratio of the pMOS transistor of an inverter is  $\left(\frac{2}{1}\right)$  and that the length of all transistors is 28 nm. Determine the  $\left(\frac{W}{L}\right)$  ratio of the pMOS transistors in the pull-up network such that the driving capability of the pull-up network designed for the worst-case scenario is equal to that of the inverter. Note that all  $\left(\frac{W}{L}\right)$  ratios should be in integer and in smallest possible sizes.



**Figure 2**

(11 Marks)

- (c) Suggest a method to overcome the shortcoming(s) of the pass-transistor circuit without resorting to a transmission gate circuit.


(3 Marks)

2. (a) Draw a circuit schematic of a 2-nMOS transistor with 2-polysilicon resistor SRAM cell and a 4-transistor CMOS SRAM cell. Briefly compare their circuit area, power dissipation and operating speed.

(10 Marks)

- (b) The equivalent circuit of a feedback amplifier is depicted in Figure 3. Assume that  $R_i = 5 \text{ k}\Omega$ ,  $R_o = 4 \text{ k}\Omega$ ,  $R_s$  is negligible,  $v_{in} = 80 \text{ mV}$ ,  $v_{fb} = 99 \text{ mV}$  and  $v_{out} = 4 \text{ V}$ .

- Identify the feedback configuration and determine the feedback factor,  $\beta$ .
- Determine the open-loop gain and closed-loop gain of the amplifier.
- Determine the input impedance,  $R_{if}$ , and the output impedance,  $R_{of}$ .

**Figure 3**

(12 Marks)

- (c) Explain why the open-loop gain of the negative feedback amplifier should be large.

(3 Marks)

3. A simple bias circuit and an improved bias circuit are depicted in Figures 4(a) and 4(b), respectively, on page 5. Assume the following:

- all transistors are identical;
- thermal voltage,  $V_T = kT/q = 26 \text{ mV}$  at room temperature, where  $k$  is Boltzmann's constant,  $T$  is temperature and  $q$  is charge; and
- $\frac{1}{\partial V_{BE}} \frac{\partial V_{BE}}{\partial T} = \text{negative}$  and  $\frac{1}{\partial R} \frac{\partial R}{\partial T} = \text{positive}$ .

(a) State the mechanism of how a reference parameter is obtained in these bias circuits and two important attributes of a bias circuit.

(4 Marks)

(b) Derive an expression for  $I_{out}$  of the simple bias circuit in terms of  $I_{ref}/I_{S1}$  where  $I_{S1}$  is the saturation current of  $Q_1$ , and state any assumption(s). Explain why  $I_{out}$  is not independent of the supply voltage.

(7 Marks)

(c) From your expression in part (b) above and by analyzing the schematic of the improved bias circuit, plot a graph depicting the relationships between  $I_{C2}$  and  $I_{ref}$  for the improved bias circuit. Explain why the output of the improved bias circuit is independent of the supply voltage.

(6 Marks)



(d) Derive an expression for the Fractional Temperature Coefficient,  $TC_F(I_{out})$ , of the improved bias circuit in terms of  $TC_F(V_{BE})$  and  $TC_F(R)$ . Comment if the  $TC_F(I_{out})$  is sufficient for practical applications.

(6 Marks)

(e) Most commercial bias circuits are based on the Bandgap bias circuit. State and explain one important attribute of the op-amp employed in the Bandgap bias circuit.

(2 Marks)

Note: Question No. 3 continues on page 5.

**Figure 4(a)****Figure 4(b)**

4. A simple current mirror and a two-stage op-amp are depicted in Figures 5(a) and 5(b), respectively, on page 6.
- State two important parameters of the simple current mirror. (3 Marks)
  - Explain why it is inappropriate to design the differential input stage of the op-amp with load resistors,  $R_3$  and  $R_4$ .
    - Replace the load resistors,  $R_3$  and  $R_4$ , with the simple current mirror. Draw the schematic of the redesigned input stage of the op-amp. (8 Marks)
  - Assume the following for the redesigned op-amp in part (b)(ii):
    - Three poles are located at 100 kHz, 10 MHz and 100 MHz;
    - DC open-loop voltage gain of the op amp is  $10^4$ ; and
    - The parameters of the transistors are:  
 $|V_t| = 0.8$  V,  $\mu_n C_{ox} = 30 \mu\text{A/V}^2$ ,  $\mu_p C_{ox} = 20 \mu\text{A/V}^2$ , and  $|V_A| = 50$  V.

Note: Question No. 4 continues on page 6.

- (i) Determine if the op-amp is stable.
- (ii) Assuming that the aspect ratio of the transistors in the simple current mirror in the redesigned input stage of the op-amp is  $40/8$ , determine the DC voltage gain of the input stage of the op-amp.
- (12 Marks)
- (d) Explain how you can improve the Power Supply Rejection Ratio of the op-amp and discuss the implications, if any.
- (2 Marks)




Figure 5(a)




Figure 5(b)

## Appendix A

List of Formulae

$$V = I Z$$

$$Z_L = j\omega L$$

$$\sum_{m=1}^M v_m = 0$$

$$v = L \frac{di}{dt}$$

$$S = V I^*$$

$$V_T = \frac{kT}{q}$$

$$i_E = i_C + i_B$$

$$\alpha = \frac{\beta}{1 + \beta}$$

$$ABC = \overline{\overline{A + B + C}}$$

$$i_{Dn(LIN)} = (\mu_n C_{ox}) \left( \frac{W}{L} \right) ((v_{GS} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2)$$

$$i_{Dn(SAT)} = \frac{1}{2} (\mu_n C_{ox}) \left( \frac{W}{L} \right) (v_{GS} - V_t)^2$$

$$A(s) = A_m F_H(s) = \frac{A_m}{\left(1 + \frac{s}{\omega_{P1}}\right) \left(1 + \frac{s}{\omega_{P2}}\right)}$$

$$g_m = 2 \frac{I_D}{(V_{GS} - V_t)}$$

$$P = I V$$

$$Z_C = \frac{1}{j\omega C}$$

$$\sum_{n=1}^N i_n = 0$$

$$i = C \frac{dv}{dt}$$

$$i_D = I_S \left[ \exp\left(\frac{v_D}{nV_T}\right) - 1 \right]$$

$$i_C \approx I_S \left[ \exp\left(\frac{v_{BE}}{V_T}\right) \right]$$

$$\beta = \frac{i_C}{i_B}$$

$$A + B + C = \overline{\overline{A B C}}$$

$$\tau_p = \frac{C_{load} \times \Delta V}{I_{avg}}$$

$$A_f = \frac{A}{1 + A\beta}$$

$$f = \frac{1}{2n\tau_p}$$

$$V_o = A_1 A_2 (V_i - \beta V_o) + A_1 V_n$$

$$r_o = \frac{V_A}{I_D}$$

END OF PAPER

## EE3019 INTEGRATED ELECTRONICS

Please read the following instructions carefully:

- 1. Please do not turn over the question paper until you are told to do so. Disciplinary action may be taken against you if you do so.**

---

2. You are not allowed to leave the examination hall unless accompanied by an invigilator. You may raise your hand if you need to communicate with the invigilator.
3. Please write your Matriculation Number on the front of the answer book.
4. Please indicate clearly in the answer book (at the appropriate place) if you are continuing the answer to a question elsewhere in the book.