Greed

Fast inference on GPU's Tokens drive compute

Fastest informe speed for models

TTFB is the most important metric for LLM's.

Grog Chip

> First built Glw

~

Use & Grogland > Grogland & Grogland

Process anything seg in nature V FAST

Ground Chip:

Stoot from sand cie the chip)

AIM: HIW that's easy to program

Jonathan - Founder of Grany. Inventor of TPU

TPU twind to troyrum AIM: SIW should be easy on HIW

How did we get hone ?

End of Dennood Law ->
Single core ILP hit a wall

Multicore

Shift boullelism nechonability from HIW to shi

How to fix it? Custom is liw for applications.

AI àlyos ou well behaved Colato flow is static, algo, etc).

Problem is memory is not deterministic This is why AI compilers struggle solution? Make 100't deterministic handwere

LPU -> Simplies than 4100

-> Innm

-> 3 tech holder

- NO HBM

> No silicon imposes

Mayic & Anchîtecture

Lot of waiting For H100. Adds to latency. Using HBM has benalty

LPU

> Fully deterministic

-> No cache. Direct memory 2

How do you load Llama2-70b model into a device that doesn't tove MBM?

- Entire system is deterministic
- -> All chibs one synced to cect lête one device i.e like a megachib.
- -> Within 2-3 NB, trave access to

- TB worth of memory
- → cun do the above in à deterministic
- -> 500 ns to acess any other device within range
- -> Assign work to ide units fast
- -> Low Ruterry because everything is pre-scheduled & onchaefrated by software
 - -> Mossively Beale.
- Groy has shown boox improvent in cyber security over GPUs.
- -> Nork in fin space. Fast processing &
- >> see papors on mebsite.
 - -> Also wer with spurse models.
 - -> TSP: Tensor Streaming Processor
 But LPU built for LM

Building blocks

SIMD Unit: 320 - element vector.

Lightweight instruction dis pullan.

Different types of special SIMD units

Mxm- Matrix Vector

VXM - Vector

Sxm - Duta restates

MEM - On hip BRAM

Flat memory

Significant burdwith to compute 1 80 TBls

Almost 100x the burdwith of HBM

Single one dimensional interconnect mon inters FU communicultion.

Instruction Set:

320 element vector ofs. Compared to rok

explicit resource selection pytonch)

Cool parts:

-> Activation functions like Rely TunH are point of the core instruction set.

MHR used in compiler.

Groy: 35 developers

orange only focuses on inference for now hom whip next!

For 70b LLM => Didn't answer it.

Interconnect:

voul 3 layers: - S/WP, Network & Compute

LPV S/W + N/W + Compute

Gw controlled network

- Juse Slw to sync chips to act like one big unip llayer
- -> Use 'DrayonFly' mode of connection.
 - -> One effective global clock
 - -> No quouting
 - -> 3NS -> Access to 2 TB OF SRAM.

Groy can reach max bundwith in a few ns. This is why inference is fast.

Shu scheduled communication Efficient use of gresowies is the key greason.

Scalability

-> Linear invocase in port as number of

GIPU VS LPU: -

Both curc mutain paocessing engines.

CrPU: Have a "production' stop.

DGIX box is limited of & packed

Chips

LPV: Assembly line for making tokens
No HBM
Don't go arrough switches to
move data between devices
Lineur MovementLow Latency
Lower Dower Consumption

Power metric

Joules per token LPU is lox better.

Reasons

- → No storage in HBM (because no HBM)
- → Don't access NIC
- → Because of scaling, don't need to fight back pressure, adaptive routing.