

Coral Dev Board: Baseboard Cover Page


Table of Content


Page 1	Cover
Page 2	Block Diagram
Page 3	USB Host and OTG
Page 4	HDMI/MIPI/DSI/CSI
Page 5	AUDIO: Codec, Mics & Jack
Page 6	GbE & SD CARD
Page 7	DEBUG/JTAG/BOOT
Page 8	EXP CN
Page 9	SOM B-2-B Connectors
Page 10	Power Diagram
Page 11	Change Log

Revision History



Rev. Code	Date	By	Description
PVT	2019-08-12	Bangfei Pan	Clean up the schematic.

Coral Dev Board Block Diagram









HDMI 2.0a TX








LED Panel Connector



HDMI data EMI/ESD



HDMI TYPEA



Project:

Coral Dev Board: Baseboard

Engineer: Bangfei/Michael/Leo


Revision: PVT

Date: 8/12/2019

Sheet 4 of 11


File: 04_HDMI_MIPI.SchDoc

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043





Coral




Codec and Audio






Power Bypass Caps




Supply Filtering




Speaker EMI/ESD






- ▲ Singtron Jack and CTIA standard
- :
 - 4: Tip- Left HPO
 - 1: RI- Right HPO
 - 6: R2- GND
 - 5: Sleeve - Microphone
 - 2: Shunt_B -
 - 3: Shunt_A - Jack Detect






A

40 Pin Header







Board_ID[4:0]:
Coral BaseBoard: 00001 (default).
These SAI5_** pins are GPIO with default 90K PD resistor inside SOC.

B




C






D

Project:	Coral Dev Board: Baseboard	
Engineer:	Bangfei/Michael/Leo	Revision: PVT
Date:	8/12/2019	Sheet 8 of 11
File:	08_EXP_C.NSchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



SOM Board-to-Board Connectors




Project:	Coral Dev Board: Baseboard	
Engineer:	Bangfei/Michael/Leo	Revision: PVT
Date:	8/12/2019	Sheet 9 of 11
File:	09_EXP_CN_100PIN.SchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Power Diagram

Base Board





SOM

PMIC: BD71837MWV (8 Buck+ 7 LDO)

SEQ	Buck/LDO	
1	LDO1	NVCC_SNVS_3V3
2	LDO2	VDD_SNVS_0V9
3	RTC_RESET_B	RTC_RESET_B
3	BL1	VDD_SOC_0V9
3	LDO4	VDDA_0V9
4	BL2	VDD_ARM_0V9
4	BL3	VDD_GPU_0V9
4	BL4	VDD_VPU_0V9
4	BL5	VDD_DRAM_0V9
5	BL6	VDDA_1V8
5	LDO3	VDDA_DRAM_
6	BL6	NVCC_3V3/VDD_3V3
6	BL7	NVCC_1V8/NVCC_SD1_1V8/VDD_1V8
6	BL8	NVCC_DRAM_1V2
6	MUXSW	NVCC_SD2
7	POR_B	VDD_PHY_1V8
7	LDO5	VDD_PHY_0V9
7	LDO6	VDD_PHY_3V3
7	LDO7	

CPU: i.MX8M (mScale850)

SEQ	PWR	TYP	Curr(mA)
1	NVCC_SNVS	3.3	2
2	VDD_SNVS	0.9	2
3	VDD_SOC	0.9	3600
3	VDDA_0P9	0.9	4000
4	VDD_ARM	0.9/1.0	2000
4	VDD_GPU	0.9/1.0	1000
4	VDD_VPU	0.9/1.0	2500
4	VDD_DRAM	0.9	250
5	VDDA_1P8_xxx	1.8	50
5	VDDA_DRAM	1.8	150
6	NVCC_3V3	3.3	100
6	NVCC_1V8	1.8	700
6	NVCC_DRAM	1.1/1.2/1.35	100
6	NVCC_SD2	1.8/3.3	50
7	1.8V PHY	1.8	250
7	0.9V PHY	0.9	100
7	3.3V PHY	3.3	3.3



Project: Coral Dev Board: Baseboard	
Engineer: Bangfei/Michael/Leo	Revision: PVT
Date: 8/12/2019	Sheet 10 of 11
File: 10_MISC.SchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Version	Date	Author	Change Note	Approved
PVT	08/12/2019	Bangfei Pan	Cleanup the schematic	

A

A

B

B

EVT

C

C

D

D