


Coral Dev Board Micro: Mainboard Cover Page

Table of Contents


Page 1	COVER
Page 2	BLOCK DIAGRAM
Page 3	POWER DIAGRAM
Page 4	MAIN POWER
Page 5	MIMXRT1170 PART1
Page 6	MIMXRT1170 PART2
Page 7	MIMXRT1170 PART3
Page 8	B2B
Page 9	PARALLEL CAM
Page 10	FLASH_BOOT
Page 11	SDRAM
Page 12	DMIC
Page 13	USB
Page 14	TPU
Page 15	BOOT
Page 16	INTERFACE/JTAG
Page 16	Revision History

Coral Dev Board Micro: Mainboard Block Diagram

Refer to schematic for pins routed to B2B and default pin MUX




Coral Dev Board Micro: Mainboard Power Diagram




Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 3 of 17
File:	03 POWER DIAGRAM.SchDoc	


Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043




Coral Dev Board Micro: Main Power



Protection diode bypass resistor (for USB port)




VSYS TO ALL PRIMARY SYSTEM VOLTAGES



Dispersed Caps




WDUG_KICK Optional by customer
DA_GPT00 can be programmed for watchdog use. Consult the DA9061 Datasheet.





Power Control Via Enable (PMIC)

Any TRANSITION on SYS_EN (GPIO4) up or down will cause the DA9061 to smoothly sequence the rails up or down to enter the associated state if it's not already there.



OUT





Project:	<i>Coral Dev Board Micro</i>		
Engineer:	Stefan	Revision:	PVT
Date:	8/12/2022	Sheet	4 of 17
File:	04 MAIN POWER.SchDoc		

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043





Coral Dev Board Micro: RT1176 PART1




RT1170 HDG Excerpt for DCDC power

When internal DCDC is enabled, external delay circuit (like RC) is required to delay the "DCDC_PSWITCH" signal 1 ms after DCDC_IN is stable, DCDC_IN ramps to 3.0 V within 0.2*RC, and RC must be longer than 1 ms.




Project: Coral Dev Board Micro	
Engineer: Stefan	Revision: PVT
Date: 8/12/2022	Sheet 5 of 17
File: 05 MIMXRT1170 PART1.SchDoc	


Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Micro: RT1176 PART2



Coral Dev Board Micro: RT1176 PART3




Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 7 of 17
File:	07 MIMXRT1176 PART3.SchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Micro: Board to Board Connector



Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 8 of 17
File:	08 B2B.SchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Micro: Camera Module

A

A

B

B


C

C

D

D

Camera Module Connector



Connector Part Numbers

Molex 5055502420 (receptacle on board)
Molex 5055512420 (plug on camera)


30 cycles rated
30 cycles rated

Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 9 of 17
File:	09 Parallel Camera.SchDoc	


Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Micro: Flash Boot




Coral Dev Board Micro: SDRAM




Project:	<i>Coral Dev Board Micro</i>	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 11 of 17
File: 11 SDRAM.SchDoc		

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Micro: DMIC

DMIC Interface



PDM Channel Info for Microphone

SELECT = GND

- Asserts data on falling edge (MCU samples on CLOCK rising edge)
- By default this is left channel when two mics present on a single data line but can be swapped in the MCU

SELECT = VDD


- Asserts data on the rising edge (MCU samples on CLOCK falling edge)
- By default this is left channel when two mics present on a single data line but can be swapped in the MCU

DMIC 2, 3, 4 SIGNALS sent to B2B

DMIC 1 also sent to B2B. Depop R87 at minimum to use offboard MIC1 left channel.


Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 12 of 17
File:	12 DMIC.SchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043




Coral Dev Board Micro: USB


USB-C 2.0 Connector



USB CC Controller




Coral Dev Board Micro: TPU




Coral Dev Board Micro: Boot

Boot Configuration

Type	BOOT_CFG[11] BT_CFG[3]	BOOT_CFG[10] BT_CFG[2]	BOOT_CFG[9] BT_CFG[1]	BOOT_CFG[8] BT_CFG[0]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI - QSPI NAND	FLEXPI INSTANCE 0-FLEXPI1 1-FLEXPI2	Code-asserted interval between two commands 0- 100ns 1- 200ns 2- 400ns 3- 50ns	RESISTORS : 10 :: 400ns	RESISTORS : 0	Boot Search Count of FCB and DBBT 0-1 1-2	Primary boot device selection 0- Serial NOR 1- Serial NAND	Default serial communication frequency 0- High Speed (50MHz) 1- Low Speed (30MHz)	Column address width 0- 12 bits 1- 13 bits	Hold time before access to Serial NAND 0- Hold time determined by Read Status command 1- 500ns 2- 1ms 3- 3ms	BOOT_CFG[1:0] 0-64 1-128 2-256 3-32	RESISTORS : 00 :: (64)	RESISTORS : 00 :: (64)



External Boot Switch




Boot MODE pin settings

BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved


Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	8/12/2022	Sheet 15 of 17
File:	15 BOOT.SchDoc	

Google LLC
1600 Amphitheatre Parkway
Mountain View, CA 94043



Coral Dev Board Micro: Interface

Buttons




Button usage for entering serial downloader mode

Result is boot mode after soft or hard reset for given button press state

BUTTON	BOOT_MODE1	BOOT_MODE0	Result
<i>OPEN</i>	1	0	<i>Internal Boot</i>
<i>PRESSED</i>	0	1	<i>Serial Downloader Mode</i>

Header Pinout



Coral Dev Board Micro: Revision History

Revision History

Revision History

<i>Rev. Code</i>	<i>Date</i>	<i>By</i>	<i>Description</i>