

## **Gartner**

## Al Use Case Prism for **Chip Manufacturing** and Design





- - Business case is intermittent and doesn't apply to the process spanning the dotted line

		Business Value				Feasibility	
		Cost Reduction <sup>1</sup>	Operational Efficiency <sup>2</sup>	Yield Improvement/ Quality <sup>3</sup>	Time to Market⁴	Technical Feasibility⁵	Organization Readiness <sup>6</sup>
1	Predictive Maintenance			•	•		•
2	Computational Lithography						
3	Design Optimization		•			•	
4	Automatic Defect Classification						
5	Process Tuning		•	•		•	
6	Smart Sampling by Burn-In Test Reduction	•	•	•	•	•	•
7	Tool/Chamber Matching						
8	Metrology	•				•	
9	Hot Spot and Weak Pattern Recognition	•	•		•	•	•
10	Chip Design Flow						
1	R&D to HVM Transition	•	•	•		•	
12	Design Verification	•				•	
13	Circuit Routing and Chip Flow Planning	•	•	•	•	•	•

- 1 Includes reducing the overall costs from getting through the entire pipeline of chip design and manufacturing process. <sup>2</sup> Improving efficiency of the entire process results in higher throughput, while maintaining standards/quality and
- reducing redundancy.
- <sup>3</sup> Implies improving yield of the wafers, such that high percentage of fabricated chips perform at intended levels by reducing process and/or random defects
- <sup>4</sup> Faster time to market implies how quickly products can be delivered to the customer, critical in technology sector to
- Includes if available technologies are a good match for the complexity of the use cases, are available in the market and how mature they are.

<sup>6</sup> Includes stakeholder adoption issues, such as infrastructure, talent, management support, and cultural acceptance