Gopika G Krishnan

Date of Birth: 10/02/2003
Gender & Nationality: Female, Indian
Address: Raindrops, Sowparnika Avenue,
Koottupatha, Chandranagr PO,
Palakkad, Kerala, India - 678007

Mob.: +6586735598
E-mail ID: gopikagopikrishnan@gmail.com
LinkedIn: https://www.linkedin.com/in/gopika-g-krishnan/

EDUCATION

Course	Institution	Year	CGPA/%
Doctorate in Engineering (D. Eng.)	SIT X NVIDIA AI Center, Singapore	2025 - Present	NA
B. Tech Electronics and Communication Engineering (with Minor in Machine Learning)	NSS College of Engineering, Palakkad	2020-24	9.88
Higher Secondary	GMMGHSS, Palakkad	2018-20	100%
High School	Kanikkamatha Convent E M Girls H S, Palakkad	2006-18	98.32%

WORK EXPERIENCE

- **Graduate Engineering Trainee | ALSTOM, Bengaluru, Karnataka | On-Site** *[July'24 - April'25]*
  - Domain: Train Validation
  - Developed and updated subsystem models for high-speed and transit test platforms (TGV, DSB, and Septa Streetcars) to validate TCMS software and critical functional requirements.
  - Provided on-site Testing & Commissioning (TC) support for multiple major rail projects, including Pune Metro Line 3, Delhi Metro (DMRC), and Mumbai Metro Line 3.
  - Engineered modelization and test means development to streamline subsystem validation across diverse international rolling stock standards.
- **Intern | Vikram Sarabhai Space Centre, Trivandrum, Kerala | On-Site** *[Jun'23]*
  - Domain: Digital Image Processing
  - Analysis of Speeded Up Robust Features (SURF) Algorithm for Vision based Navigation System
- **Intern | BPL Medical Technologies, Palakkad, Kerala | On-Site** *[May'23]*
  - Domain: Medical Electronics
  - Calibration and testing of Patient Bedside Monitoring System, Electro Cardiogram (ECG) Monitors and Pulse Oximeters
- **Intern | Indian Railways, Palakkad, Kerala | On-Site** *[Feb'23-May'23]*
  - Domain: SCADA Remote Control For Railway Electrification, High Voltage Traction System
- **Intern | IIT Guwahati, Assam | Remote** *[Dec'22-Mar'23]*
  - Domain: Cryptography
  - Worked on implementing an FPGA based Cryptography System by programming in Verilog HDL in Xilinx Vivado
- **Summer Research Fellow | IISc, Bengaluru, Karnataka | On-Site** *[May'22-July'22]*
  - Domain: Computer Networks
  - Worked on the project 'Time Slicing High throughput Wi-Fi networks using Centralized Queuing and Scheduling'

PROJECTS

- **M-BEAM: Task Apecific Apodization for Ultrasound Image Reconstruction**
- **ADAPT: Adaptive Depth-Agnostic Patch-wise Tunable multibeamformer for Ultrasound Imaging**
- **Design and Development of Equalizer Subsystem in High Speed Serializer Deserializer - B. Tech Project**

- **Compact Planar Multiresonator Chipless RFID Tag for IoT Applications - IEEE Funded Project**
- **Planar U-Shaped Slot Multiresonator based Chipless RFID Tags - IEEE Funded Project**
- **Automated Attendance System - B. Tech Minor Miniproject**
- **Elderly Fall Detection and Alert System - B. Tech Miniproject**
- **Automated Dam Shutter Opening and Siren System - Semester 5 Course Project**
- **Temperature based DC Fan Speed Control using 8051 - Semester 4 Course Project**

SKILLS & INTERESTS

- **Languages**: English, Hindi, Malayalam, Tamil
- **Programming Languages**: Python, C, Verilog HDL, 8051 Assembly Language
- **Tools & Platforms**: Xilinx Vivado Suite, LTSpice, CST Microwave Studio, MS Office, MATLAB, Proteus, jupyter notebook, Microsoft VS Code, LaTeX
- **Soft Skills**: Leadership, Adaptability, Interpersonal Communication, Accountability

CERTIFICATIONS & COURSES

- Analog Circuits - Silver Badge, IIT Bombay, NPTEL
- Deep Learning - Topper 2%, Silver Badge, IIT Kharagpur, NPTEL
- Python for Data Science - Silver Badge, IIT Madras, NPTEL
- Essential Mathematics for Machine Learning - IIT Roorkee, NPTEL
- FPGA Architecture and Programming using Verilog HDL - NIELIT Calicut
- Programming Fundamentals (C Programming) - Duke University, Coursera

POSITIONS OF RESPONSIBILITY

- Chair | IEEE MTT-S Student Branch Chapter
- Member, Web Content Writer, Design Volunteer | IEEE SB NSSCE
- Treasurer, Design Volunteer, Newsletter Editor | Electronics and Communication Student Teachers Association (ELACSTA), NSSCE

PATENTS & PUBLICATIONS

- Conference Paper accepted in the International Symposium for Biomedical Imaging (ISBI) 2026
- Published a Journal Paper in Elsevier Journal 'Results in Engineering'
- Filed a Patent on Enhanced Chipless RFID Resonator Design
- Published a Conference Paper in the AIIoT 2024 Conference on Planar U-shaped Multiresonator Design

ACHIEVEMENTS

- Institute Topper (2020-24)
- Awardee of Richard E Merwin Scholarship 2024 by IEEE CS Society
- Awardee of IEEE Systems Council Engineering Undergraduate Scholarship 2024

- Qualified GATE ECE 2023 (Rank 4897) and 2024 (Rank 5893)
- Awardee of IEEE AP-S USRS Scholarship 2023
- Grace Hopper Scholar 2022
- Selected as the India National Science Academies' Summer Research Fellow 2022
- School Topper (2018-2020)

DECLARATION

I hereby declare that the above furnished information is true and correct to the best of my knowledge

Gopika G Krishnan